TimeQuest Timing Analyzer report for DE0_NANO
Tue Feb 21 16:23:36 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 56. Slow 1200mV 0C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 63. Slow 1200mV 0C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Propagation Delay
 75. Minimum Propagation Delay
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Summary
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 92. Fast 1200mV 0C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 99. Fast 1200mV 0C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Output Enable Times
113. Minimum Output Enable Times
114. Output Disable Times
115. Minimum Output Disable Times
116. Fast 1200mV 0C Model Metastability Summary
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Board Trace Model Assignments
125. Input Transition Times
126. Signal Integrity Metrics (Slow 1200mv 0c Model)
127. Signal Integrity Metrics (Slow 1200mv 85c Model)
128. Signal Integrity Metrics (Fast 1200mv 0c Model)
129. Setup Transfers
130. Hold Transfers
131. Recovery Transfers
132. Removal Transfers
133. Report TCCS
134. Report RSKM
135. Unconstrained Paths
136. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.sdc  ; OK     ; Tue Feb 21 16:23:32 2017 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                   ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                          ; { altera_reserved_tck }                                                    ;
; CLOCK_50                                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                          ; { CLOCK_50 }                                                               ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 94.89 MHz  ; 94.89 MHz       ; altera_reserved_tck                                                    ;      ;
; 109.08 MHz ; 109.08 MHz      ; CLOCK_50                                                               ;      ;
; 162.15 MHz ; 162.15 MHz      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 183.42 MHz ; 183.42 MHz      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.213 ; -175.371      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.109 ; -227.181      ;
; CLOCK_50                                                               ; -1.517 ; -2.898        ;
; altera_reserved_tck                                                    ; 44.731 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.220 ; 0.000         ;
; CLOCK_50                                                               ; 0.284 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.329 ; 0.000         ;
; altera_reserved_tck                                                    ; 0.358 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.477 ; -358.016      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.052 ; -3.957        ;
; CLOCK_50                                                               ; 7.161  ; 0.000         ;
; altera_reserved_tck                                                    ; 48.372 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                          ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.683 ; 0.000         ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.789 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.173 ; 0.000         ;
; altera_reserved_tck                                                    ; 1.259 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                               ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.740  ; 0.000         ;
; CLOCK_50                                                               ; 9.483  ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.901 ; 0.000         ;
; altera_reserved_tck                                                    ; 49.489 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; -6.213 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.892      ;
; -6.184 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.863      ;
; -6.171 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.850      ;
; -6.074 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.753      ;
; -6.029 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.711      ;
; -5.953 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.635      ;
; -5.901 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.580      ;
; -5.872 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.551      ;
; -5.859 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.538      ;
; -5.858 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.540      ;
; -5.838 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.520      ;
; -5.810 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 4.489      ;
; -5.765 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.447      ;
; -5.641 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.323      ;
; -5.594 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.276      ;
; -5.574 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 4.256      ;
; -5.195 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.877      ;
; -5.195 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.877      ;
; -5.113 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.804      ;
; -5.104 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.795      ;
; -5.081 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.772      ;
; -5.072 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.763      ;
; -5.058 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.749      ;
; -5.050 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.732      ;
; -5.044 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.735      ;
; -5.031 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.722      ;
; -5.027 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.709      ;
; -5.017 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.708      ;
; -4.998 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.683      ;
; -4.993 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.684      ;
; -4.988 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.679      ;
; -4.961 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.652      ;
; -4.956 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.647      ;
; -4.921 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.603      ;
; -4.915 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.597      ;
; -4.910 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.601      ;
; -4.905 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.596      ;
; -4.897 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.941      ;
; -4.884 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.566      ;
; -4.884 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.566      ;
; -4.884 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.566      ;
; -4.880 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.571      ;
; -4.867 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.911      ;
; -4.865 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.909      ;
; -4.846 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.528      ;
; -4.842 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.886      ;
; -4.835 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.879      ;
; -4.825 ; mmu:mmu_inst|counter_pix[20]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.510      ;
; -4.815 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.859      ;
; -4.807 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.851      ;
; -4.780 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.824      ;
; -4.777 ; mmu:mmu_inst|counter_pix[13]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.459      ;
; -4.775 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 3.454      ;
; -4.770 ; mmu:mmu_inst|counter_pix[18]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.455      ;
; -4.759 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.444      ;
; -4.752 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.443      ;
; -4.743 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.428      ;
; -4.739 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.421      ;
; -4.716 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.398      ;
; -4.710 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.392      ;
; -4.685 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.370      ;
; -4.658 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.349      ;
; -4.653 ; mmu:mmu_inst|counter_pix[21]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.338      ;
; -4.652 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.343      ;
; -4.643 ; mmu:mmu_inst|counter_pix[24]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.328      ;
; -4.642 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.327      ;
; -4.610 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.292      ;
; -4.604 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.286      ;
; -4.573 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.255      ;
; -4.563 ; mmu:mmu_inst|counter_pix[12]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.245      ;
; -4.544 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.229      ;
; -4.540 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.231      ;
; -4.535 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.217      ;
; -4.520 ; mmu:mmu_inst|counter_pix[17]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.205      ;
; -4.486 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.177      ;
; -4.481 ; mmu:mmu_inst|counter_pix[30]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.166      ;
; -4.464 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 3.143      ;
; -4.448 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.133      ;
; -4.435 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.126      ;
; -4.432 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.117      ;
; -4.424 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.115      ;
; -4.422 ; mmu:mmu_inst|counter_pix[15]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.104      ;
; -4.402 ; mmu:mmu_inst|counter_pix[23]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.087      ;
; -4.402 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.446      ;
; -4.399 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.081      ;
; -4.398 ; mmu:mmu_inst|counter_pix[10]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.080      ;
; -4.397 ; mmu:mmu_inst|counter_pix[11]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.079      ;
; -4.391 ; mmu:mmu_inst|counter_pix[28]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.076      ;
; -4.389 ; mmu:mmu_inst|counter_pix[16]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.074      ;
; -4.386 ; mmu:mmu_inst|counter_pix[14]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.879     ; 3.068      ;
; -4.386 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.077      ;
; -4.367 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.517     ; 3.411      ;
; -4.367 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.058      ;
; -4.331 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 3.016      ;
; -4.316 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 3.007      ;
; -4.308 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.999      ;
; -4.275 ; mmu:mmu_inst|counter_pix[22]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 2.960      ;
; -4.237 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.928      ;
; -4.232 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.876     ; 2.917      ;
; -4.200 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.870     ; 2.891      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                               ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -5.109 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.788      ;
; -5.103 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.782      ;
; -5.101 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.780      ;
; -5.083 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.745      ;
; -5.082 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.744      ;
; -5.081 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.743      ;
; -5.080 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.742      ;
; -5.030 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.652      ;
; -5.029 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.651      ;
; -5.016 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.693      ;
; -5.010 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.687      ;
; -5.008 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.685      ;
; -4.993 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 4.644      ;
; -4.993 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 4.644      ;
; -4.993 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 4.644      ;
; -4.993 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.518     ; 4.644      ;
; -4.990 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.650      ;
; -4.989 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.649      ;
; -4.988 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.648      ;
; -4.987 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.647      ;
; -4.984 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.508     ; 4.645      ;
; -4.981 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.508     ; 4.642      ;
; -4.976 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.655      ;
; -4.971 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.650      ;
; -4.970 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.649      ;
; -4.957 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.636      ;
; -4.952 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.631      ;
; -4.951 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.630      ;
; -4.949 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.626      ;
; -4.944 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.621      ;
; -4.943 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.620      ;
; -4.937 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 4.557      ;
; -4.936 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 4.556      ;
; -4.927 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.606      ;
; -4.924 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.586      ;
; -4.924 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.586      ;
; -4.923 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.585      ;
; -4.922 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.601      ;
; -4.922 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.584      ;
; -4.921 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.600      ;
; -4.915 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.594      ;
; -4.914 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.591      ;
; -4.911 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.590      ;
; -4.909 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.588      ;
; -4.908 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.585      ;
; -4.907 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.586      ;
; -4.906 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.492     ; 4.583      ;
; -4.906 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.585      ;
; -4.905 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.584      ;
; -4.905 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.567      ;
; -4.905 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.567      ;
; -4.904 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.566      ;
; -4.903 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.582      ;
; -4.903 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.565      ;
; -4.901 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.580      ;
; -4.900 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.520     ; 4.549      ;
; -4.900 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.520     ; 4.549      ;
; -4.900 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.520     ; 4.549      ;
; -4.900 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.520     ; 4.549      ;
; -4.900 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.579      ;
; -4.897 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.557      ;
; -4.897 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.557      ;
; -4.896 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.556      ;
; -4.895 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.555      ;
; -4.891 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.510     ; 4.550      ;
; -4.889 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.551      ;
; -4.888 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.550      ;
; -4.888 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.548      ;
; -4.888 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.510     ; 4.547      ;
; -4.887 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.549      ;
; -4.887 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.547      ;
; -4.886 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.548      ;
; -4.886 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.546      ;
; -4.885 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.564      ;
; -4.885 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.547      ;
; -4.885 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.509     ; 4.545      ;
; -4.884 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.546      ;
; -4.883 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.545      ;
; -4.882 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.544      ;
; -4.879 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.558      ;
; -4.878 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.500      ;
; -4.877 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.490     ; 4.556      ;
; -4.876 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.498      ;
; -4.875 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.537      ;
; -4.875 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.537      ;
; -4.874 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.536      ;
; -4.873 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.535      ;
; -4.859 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.521      ;
; -4.859 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.481      ;
; -4.858 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.520      ;
; -4.857 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.519      ;
; -4.857 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.547     ; 4.479      ;
; -4.856 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.518      ;
; -4.854 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.516      ;
; -4.854 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.516      ;
; -4.853 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.515      ;
; -4.852 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 4.514      ;
; -4.851 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 4.471      ;
; -4.849 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.549     ; 4.469      ;
; -4.838 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.508     ; 4.499      ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.517 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.370      ; 3.419      ;
; -1.381 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.369      ; 3.282      ;
; 5.416  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.753      ;
; 5.452  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.717      ;
; 5.473  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.696      ;
; 5.473  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.696      ;
; 5.509  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.660      ;
; 5.509  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.660      ;
; 5.552  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.972      ;
; 5.552  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.972      ;
; 5.553  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.975      ;
; 5.588  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.936      ;
; 5.588  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.936      ;
; 5.589  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.939      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.718  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.452      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.754  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.416      ;
; 5.758  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.740      ;
; 5.758  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.740      ;
; 5.758  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.740      ;
; 5.778  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.720      ;
; 5.788  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.381      ;
; 5.789  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.380      ;
; 5.794  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.704      ;
; 5.794  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.704      ;
; 5.794  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.704      ;
; 5.812  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.357      ;
; 5.814  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.684      ;
; 5.834  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.335      ;
; 5.834  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.335      ;
; 5.845  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.324      ;
; 5.845  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.324      ;
; 5.869  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.300      ;
; 5.869  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.300      ;
; 5.869  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.300      ;
; 5.905  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.264      ;
; 5.924  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.600      ;
; 5.924  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.600      ;
; 5.925  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.599      ;
; 5.925  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.599      ;
; 5.925  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.603      ;
; 5.926  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.602      ;
; 5.943  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.226      ;
; 5.948  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.576      ;
; 5.948  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.576      ;
; 5.949  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.579      ;
; 5.977  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.192      ;
; 5.977  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.192      ;
; 6.050  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.119      ;
; 6.079  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.445      ;
; 6.079  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.496      ; 4.445      ;
; 6.080  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.500      ; 4.448      ;
; 6.087  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.411      ;
; 6.088  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.081      ;
; 6.088  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.081      ;
; 6.090  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.503      ; 4.408      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.090  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.080      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.091  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.079      ;
; 6.096  ; spi_slave:spi_slave_inst|SPI_cnt[3]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.174      ; 4.073      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
; 6.114  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.175      ; 4.056      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.475      ;
; 44.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 5.444      ;
; 44.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 5.219      ;
; 44.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 5.216      ;
; 44.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 5.199      ;
; 45.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 5.203      ;
; 45.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 5.141      ;
; 45.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.142      ;
; 45.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 5.098      ;
; 45.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 5.068      ;
; 45.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 4.973      ;
; 45.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.934      ;
; 45.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.855      ;
; 45.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.837      ;
; 45.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.768      ;
; 45.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.755      ;
; 45.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.365      ;
; 46.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.864      ;
; 46.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.747      ;
; 46.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.583      ;
; 47.007 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.185      ;
; 47.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.062      ;
; 47.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.983      ;
; 47.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.875      ;
; 47.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.691      ;
; 47.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.345      ;
; 47.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.344      ;
; 49.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 0.965      ;
; 93.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.888      ;
; 93.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.886      ;
; 93.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.884      ;
; 93.040 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.881      ;
; 93.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.879      ;
; 93.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.862      ;
; 93.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.861      ;
; 93.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.831      ;
; 93.076 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.829      ;
; 93.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.827      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.825      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.825      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.808      ;
; 93.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.806      ;
; 93.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.602      ;
; 93.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.598      ;
; 93.325 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.596      ;
; 93.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.592      ;
; 93.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.545      ;
; 93.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.545      ;
; 93.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.541      ;
; 93.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.539      ;
; 93.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.535      ;
; 93.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.376      ;
; 93.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.387      ;
; 93.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.350      ;
; 93.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.350      ;
; 93.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.384      ;
; 93.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.348      ;
; 93.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.357      ;
; 93.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.377      ;
; 93.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.337      ;
; 93.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.350      ;
; 93.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.370      ;
; 93.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.369      ;
; 93.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.333      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.331      ;
; 93.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.330      ;
; 93.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.361      ;
; 93.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.327      ;
; 93.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.319      ;
; 93.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.333      ;
; 93.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.320      ;
; 93.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.329      ;
; 93.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.313      ;
; 93.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.312      ;
; 93.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.305      ;
; 93.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.304      ;
; 93.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.300      ;
; 93.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.304      ;
; 93.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.297      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.297      ;
; 93.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.286      ;
; 93.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.264      ;
; 93.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.263      ;
; 93.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.245      ;
; 93.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.245      ;
; 93.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.259      ;
; 93.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.242      ;
; 93.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.208      ;
; 93.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.207      ;
; 93.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.207      ;
; 93.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.206      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.215      ;
; 93.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.198      ;
; 93.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.193      ;
; 93.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.191      ;
; 93.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.190      ;
; 93.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.201      ;
; 93.733 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.199      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.220 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.794      ;
; 0.314 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.885      ;
; 0.323 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.323 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.888      ;
; 0.324 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.890      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.893      ;
; 0.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.900      ;
; 0.332 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.903      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.906      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.904      ;
; 0.343 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.912      ;
; 0.352 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.922      ;
; 0.353 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.924      ;
; 0.354 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.920      ;
; 0.354 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.920      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.924      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.366 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.936      ;
; 0.367 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.929      ;
; 0.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.933      ;
; 0.372 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.938      ;
; 0.372 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.936      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.936      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.867      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.868      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.866      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.870      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.871      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.870      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.873      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.871      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.875      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.877      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.876      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.881      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.881      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.874      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.890      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.887      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.893      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.885      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.886      ;
; 0.318 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.899      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.887      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.914      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.893      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.895      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.895      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.895      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.896      ;
; 0.326 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.889      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.899      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.890      ;
; 0.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.890      ;
; 0.329 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.910      ;
; 0.333 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.914      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.910      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.900      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.906      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.914      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.914      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.915      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.909      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.916      ;
; 0.356 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                              ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                        ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                         ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.329 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.911      ;
; 0.344 ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.385 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.391 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.406 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.474 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.501 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.720      ;
; 0.510 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.727      ;
; 0.514 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.733      ;
; 0.516 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.770      ;
; 0.519 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.553 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.555 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.788      ;
; 0.557 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.559 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.142      ;
; 0.561 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.562 ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.795      ;
; 0.564 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.796      ;
; 0.565 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.797      ;
; 0.565 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.797      ;
; 0.567 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.799      ;
; 0.570 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.573 ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.808      ;
; 0.577 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.810      ;
; 0.583 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.816      ;
; 0.584 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.815      ;
; 0.585 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.816      ;
; 0.586 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.819      ;
; 0.590 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.821      ;
; 0.593 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.826      ;
; 0.595 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.598 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.829      ;
; 0.602 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.833      ;
; 0.602 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.610 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.641 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.226      ;
; 0.648 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.900      ;
; 0.675 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.907      ;
; 0.679 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.185      ;
; 0.680 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.186      ;
; 0.682 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.190      ;
; 0.683 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.191      ;
; 0.709 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.967      ;
; 0.712 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.608      ;
; 0.724 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.591      ;
; 0.732 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.913      ;
; 0.738 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.294      ;
; 0.740 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 0.923      ;
; 0.740 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.296      ;
; 0.742 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.298      ;
; 0.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.299      ;
; 0.746 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.927      ;
; 0.751 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.969      ;
; 0.751 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.336      ;
; 0.753 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.338      ;
; 0.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.939      ;
; 0.775 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.006      ;
; 0.793 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.025      ;
; 0.810 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.041      ;
; 0.811 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.042      ;
; 0.815 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.402      ;
; 0.817 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.048      ;
; 0.818 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.049      ;
; 0.823 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.719      ;
; 0.830 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.082      ;
; 0.831 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.833 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.065      ;
; 0.835 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.837 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.070      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -4.477 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.957      ;
; -4.477 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.957      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.069     ; 2.803      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.069     ; 2.803      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.069     ; 2.803      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.069     ; 2.803      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|wait_dly                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.798      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.069     ; 2.803      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.791      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.791      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|load_new                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.791      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                              ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.798      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.791      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.081     ; 2.791      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.075     ; 2.797      ;
; -4.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.078     ; 2.794      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.074     ; 2.797      ;
; -4.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.072     ; 2.798      ;
; -4.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.072     ; 2.798      ;
; -4.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.072     ; 2.798      ;
; -3.983 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.750     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.746     ; 2.794      ;
; -3.962 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.803      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.802      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.794      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.808      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.802      ;
; -3.961 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.808      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 2.792      ;
; -3.960 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.727     ; 2.794      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.959 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.798      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.797      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.797      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.704     ; 2.815      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.958 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.816      ;
; -3.951 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.718     ; 2.794      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.676 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.207      ; 2.763      ;
; 27.714 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.052     ; 2.532      ;
; 27.714 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.052     ; 2.532      ;
; 27.714 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.052     ; 2.532      ;
; 27.714 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.052     ; 2.532      ;
; 27.714 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.052     ; 2.532      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.052 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.516     ; 1.705      ;
; -1.905 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.545     ; 1.529      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.462  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.248     ; 3.169      ;
; 4.522  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.245     ; 3.211      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.502     ; 2.823      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.820      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.811      ;
; 4.620  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.515     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.514     ; 2.810      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.506     ; 2.818      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.506     ; 2.818      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.506     ; 2.818      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.505     ; 2.819      ;
; 4.621  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.506     ; 2.818      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.623  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[3]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 2.792      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 2.798      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 2.798      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 2.798      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 2.796      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 2.796      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 2.796      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.523     ; 2.798      ;
; 4.624  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.525     ; 2.796      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.161  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.024     ; 2.810      ;
; 7.161  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.025     ; 2.809      ;
; 16.910 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 2.797      ;
; 16.910 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 2.797      ;
; 16.910 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 2.797      ;
; 16.910 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 2.797      ;
; 16.910 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.288     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.803      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.800      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.916 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.282     ; 2.797      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.917 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.800      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.921 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.922 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.799      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.799      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.799      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.799      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.804      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.799      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.272     ; 2.800      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
; 16.923 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.798      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 1.834      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.430      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.434      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.442      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.427      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.424      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.431      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.432      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.432      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.432      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.435      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.430      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.683 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.245      ;
; 0.683 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.245      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 0.943 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.505      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.025 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.245      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.228 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.446      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.285 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.505      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.337 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.560      ;
; 1.511 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.736      ;
; 1.511 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.736      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.611      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.611      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.611      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 2.613      ;
; 2.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.096     ; 2.612      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 2.613      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.097     ; 2.611      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.097     ; 2.611      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.097     ; 2.611      ;
; 2.551 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.097     ; 2.611      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.789 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 1.391      ;
; 0.927 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.325      ; 1.560      ;
; 2.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.257      ;
; 2.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.257      ;
; 2.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.257      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.027 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.939      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.051 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.246     ; 1.962      ;
; 2.062 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 1.972      ;
; 2.062 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 1.972      ;
; 2.130 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 2.040      ;
; 2.130 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 2.040      ;
; 2.130 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 2.040      ;
; 2.130 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.247     ; 2.040      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.242     ; 2.257      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.256      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.256      ;
; 2.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.256      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.430 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.243     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.431 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.344      ;
; 2.601 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.514      ;
; 2.601 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.514      ;
; 2.601 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.514      ;
; 2.601 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.514      ;
; 2.601 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.244     ; 2.514      ;
; 3.982 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.630     ; 2.609      ;
; 3.982 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.630     ; 2.609      ;
; 3.982 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.630     ; 2.609      ;
; 4.000 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.632     ; 2.625      ;
; 4.000 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.632     ; 2.625      ;
; 4.001 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.609      ;
; 4.001 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.609      ;
; 4.005 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.613      ;
; 4.005 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.613      ;
; 4.005 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.613      ;
; 4.005 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.649     ; 2.613      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
; 4.008 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.625      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 1.173 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.173 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.391      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.554      ;
; 1.441 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.011      ;
; 1.523 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 2.034      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.537 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 2.017      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.605 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.833      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.758 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.321      ;
; 1.785 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.300      ;
; 1.815 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.299      ;
; 1.815 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.299      ;
; 1.815 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.299      ;
; 1.815 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.299      ;
; 1.836 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 2.351      ;
; 1.844 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.328      ;
; 1.844 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.328      ;
; 1.844 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.328      ;
; 1.844 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 2.328      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.076 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.302      ;
; 2.077 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 2.590      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.093 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.321      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 2.096 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.578      ;
; 3.550 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.189     ; 2.607      ;
; 3.556 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.609      ;
; 3.556 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.609      ;
; 3.557 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.630      ;
; 3.557 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.630      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.604      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.198     ; 2.606      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.174     ; 2.630      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.631      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.631      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.631      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.173     ; 2.631      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.611      ;
; 3.558 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.193     ; 2.611      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.478      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.497      ;
; 1.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.513      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.580      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.748      ;
; 1.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.025      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.275      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.275      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.275      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.275      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.275      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.275      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.276      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
; 3.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.284      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated                                                                                                                                              ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated                                                                                                                                              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|DQM[0]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|DQM[1]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[2]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|PM_STOP                                                                                                                                                              ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[5]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[6]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_address_reg0  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[0]                                                                                                                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                                   ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                    ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                    ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                                   ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                                   ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|load_new                                                                                                                                                                                              ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|loading                                                                                                                                                                                               ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                                    ;
; 14.905 ; 15.121       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~portb_address_reg0                                                  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~portb_address_reg0                                                  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~portb_address_reg0                                                   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~portb_address_reg0                                                  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~portb_address_reg0                                                  ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~portb_address_reg0                                                   ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~portb_address_reg0                                                   ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~portb_address_reg0                                                  ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0                                                   ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~portb_address_reg0                                                   ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~portb_address_reg0                                                  ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~portb_address_reg0                                                  ;
; 49.536 ; 49.752       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]               ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                    ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                            ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                  ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 2.103 ; 2.703 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; 2.070 ; 2.648 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; 1.949 ; 2.518 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; 2.103 ; 2.703 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.090 ; 1.584 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.277 ; 4.807 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.121 ; 2.367 ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.841 ; 6.067 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.485 ; 5.082 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.029 ; 4.529 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.848 ; 4.339 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.385 ; 4.944 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.101 ; 4.634 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.245 ; 4.759 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.339 ; 4.888 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.835 ; 4.352 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.162 ; 4.755 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.226 ; 4.864 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.485 ; 5.082 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.407 ; 4.992 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.257 ; 4.895 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.119 ; 4.680 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.411 ; 5.011 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.354 ; 4.978 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.193 ; 4.747 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; -1.571 ; -2.129 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; -1.686 ; -2.253 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; -1.571 ; -2.129 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; -1.658 ; -2.225 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.729 ; -1.221 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.461 ; -1.962 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.935  ; 0.735  ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.033 ; -1.230 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; -3.143 ; -3.625 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.340 ; -3.829 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.155 ; -3.625 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.668 ; -4.205 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.398 ; -3.908 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.548 ; -4.050 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -3.639 ; -4.175 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -3.143 ; -3.638 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -3.454 ; -4.024 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -3.515 ; -4.128 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.775 ; -4.359 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.689 ; -4.252 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.545 ; -4.159 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -3.413 ; -3.952 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.693 ; -4.270 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -3.638 ; -4.239 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.487 ; -4.018 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 6.335  ; 6.337  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 6.335  ; 6.337  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.947  ; 6.008  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.867  ; 5.935  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.963 ; 11.516 ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.205  ; 6.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.205  ; 6.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.473  ; 4.491  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.720  ; 4.695  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.928  ; 4.915  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.199  ; 4.215  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.181  ; 5.170  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.743  ; 4.753  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.687  ; 4.717  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.275  ; 5.232  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.140  ; 5.096  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.909  ; 4.897  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.637  ; 4.618  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.956  ; 5.050  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.501  ; 5.572  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.501  ; 5.572  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.608  ; 4.589  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.681  ; 4.670  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 3.494  ; 3.437  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 5.976  ; 5.643  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 8.500  ; 8.529  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.178  ; 7.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.200  ; 7.157  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 7.441  ; 7.476  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 7.361  ; 7.338  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 7.077  ; 7.048  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.573  ; 6.543  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.316  ; 6.347  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 8.167  ; 8.357  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 7.224  ; 7.274  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.879  ; 6.967  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 8.500  ; 8.529  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.924  ; 6.888  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 8.203  ; 8.360  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.629  ; 6.718  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 7.586  ; 7.670  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 7.264  ; 7.445  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.875  ; 4.963  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.875  ; 4.963  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.870  ; 4.902  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.735  ; 4.690  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 4.391  ; 4.361  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 4.722  ; 4.687  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 4.722  ; 4.687  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 8.722  ; 8.408  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.197  ; 4.159  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.559  ; 5.631  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.429  ; 5.465  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.428  ; 6.503  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.825  ; 5.869  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.872  ; 7.001  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.808  ; 5.766  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 8.722  ; 8.408  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 8.267  ; 8.025  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.191  ; 5.147  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 8.267  ; 8.025  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.143  ; 5.177  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.643  ; 5.715  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.377  ; 5.428  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.644  ; 5.699  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.737  ; 5.846  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.599  ; 5.624  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.982  ; 4.975  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.053  ; 5.027  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.053  ; 5.027  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.842  ; 4.772  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.825  ; 4.783  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.895  ; 4.831  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.938  ; 4.967  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.664  ; 4.632  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.917  ; 4.882  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.889  ; 4.877  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.790  ; 5.913  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 6.121  ; 6.119  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 6.121  ; 6.119  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.746  ; 5.808  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.670  ; 5.738  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.731  ; 9.285  ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.673  ; 3.685  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.601  ; 5.668  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.936  ; 3.950  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.173  ; 4.146  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.374  ; 4.357  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.673  ; 3.685  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.616  ; 4.602  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.195  ; 4.202  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.142  ; 4.167  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.704  ; 4.660  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.579  ; 4.534  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.358  ; 4.343  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.097  ; 4.075  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.398  ; 4.485  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 4.066  ; 4.044  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.922  ; 4.986  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.066  ; 4.044  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.139  ; 4.126  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 2.995  ; 2.937  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 5.459  ; 5.125  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.016  ; 5.013  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.835  ; 5.898  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.870  ; 5.797  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.328  ; 6.349  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.926  ; 5.977  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.633  ; 5.674  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.318  ; 5.350  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.016  ; 5.013  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.917  ; 7.062  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.403  ; 5.436  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.448  ; 5.501  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 7.184  ; 7.251  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.413  ; 5.421  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.691  ; 6.819  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.208  ; 5.262  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.967  ; 6.020  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.822  ; 5.963  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.317  ; 4.345  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.322  ; 4.403  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.317  ; 4.345  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.191  ; 4.144  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 3.860  ; 3.828  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 4.174  ; 4.137  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 4.174  ; 4.137  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 3.674  ; 3.634  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.674  ; 3.634  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.976  ; 5.043  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.856  ; 4.888  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.813  ; 5.881  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.237  ; 5.276  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.242  ; 6.362  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.218  ; 5.174  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 8.093  ; 7.778  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.579  ; 4.580  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.625  ; 4.580  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.659  ; 7.412  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.579  ; 4.608  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.059  ; 5.124  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.803  ; 4.849  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.063  ; 5.113  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.152  ; 5.254  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.020  ; 5.041  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.425  ; 4.414  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.119  ; 4.085  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.492  ; 4.464  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.289  ; 4.219  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.274  ; 4.230  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.341  ; 4.275  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.382  ; 4.407  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.119  ; 4.085  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.362  ; 4.324  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.335  ; 4.320  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.203  ; 5.318  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 6.119 ; 5.986 ; 6.613 ; 6.480 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 5.888 ; 5.755 ; 6.374 ; 6.241 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.530 ; 4.408 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.981 ; 4.859 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.981 ; 4.859 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.652 ; 5.519 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.921 ; 4.801 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.880 ; 4.758 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.530 ; 4.408 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.530 ; 4.408 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.876 ; 5.743 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.172 ; 5.039 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.830 ; 4.697 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.193 ; 5.060 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.193 ; 5.060 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.654 ; 5.521 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.193 ; 5.060 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.193 ; 5.060 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.880 ; 4.758 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.994 ; 3.872 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.427 ; 4.305 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.427 ; 4.305 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.043 ; 4.910 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.364 ; 4.244 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.330 ; 4.208 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.994 ; 3.872 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.994 ; 3.872 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.258 ; 5.125 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.582 ; 4.449 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.254 ; 4.121 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.602 ; 4.469 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.602 ; 4.469 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.045 ; 4.912 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.602 ; 4.469 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.602 ; 4.469 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.330 ; 4.208 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.461     ; 4.583     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.916     ; 5.038     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.916     ; 5.038     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.658     ; 5.791     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.886     ; 5.006     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.809     ; 4.931     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.461     ; 4.583     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.461     ; 4.583     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.892     ; 6.025     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.102     ; 5.235     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.787     ; 4.920     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.119     ; 5.252     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.119     ; 5.252     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.674     ; 5.807     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.119     ; 5.252     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.119     ; 5.252     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.809     ; 4.931     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.923     ; 4.045     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.359     ; 4.481     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.359     ; 4.481     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.043     ; 5.176     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.326     ; 4.446     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.257     ; 4.379     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.923     ; 4.045     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.923     ; 4.045     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.268     ; 5.401     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.509     ; 4.642     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.208     ; 4.341     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.526     ; 4.659     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.526     ; 4.659     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.059     ; 5.192     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.526     ; 4.659     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.526     ; 4.659     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.257     ; 4.379     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.821 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 107.27 MHz ; 107.27 MHz      ; altera_reserved_tck                                                    ;      ;
; 122.97 MHz ; 122.97 MHz      ; CLOCK_50                                                               ;      ;
; 179.12 MHz ; 179.12 MHz      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 202.96 MHz ; 202.96 MHz      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.473 ; -152.443      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -4.557 ; -203.385      ;
; CLOCK_50                                                               ; -1.323 ; -2.478        ;
; altera_reserved_tck                                                    ; 45.339 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.218 ; 0.000         ;
; CLOCK_50                                                               ; 0.288 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.291 ; 0.000         ;
; altera_reserved_tck                                                    ; 0.311 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                           ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.954 ; -313.015      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.799 ; -3.476        ;
; CLOCK_50                                                               ; 7.474  ; 0.000         ;
; altera_reserved_tck                                                    ; 48.601 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                           ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.630 ; 0.000         ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.687 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.053 ; 0.000         ;
; altera_reserved_tck                                                    ; 1.136 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.738  ; 0.000         ;
; CLOCK_50                                                               ; 9.485  ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.893 ; 0.000         ;
; altera_reserved_tck                                                    ; 49.441 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; -5.473 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.383      ;
; -5.463 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.373      ;
; -5.436 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.346      ;
; -5.290 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.200      ;
; -5.254 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 4.167      ;
; -5.237 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 4.150      ;
; -5.208 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.118      ;
; -5.198 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.108      ;
; -5.171 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 4.081      ;
; -5.112 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 4.025      ;
; -5.091 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 4.004      ;
; -5.076 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.986      ;
; -5.040 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.953      ;
; -4.972 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.885      ;
; -4.898 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.811      ;
; -4.877 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.790      ;
; -4.552 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.465      ;
; -4.545 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.458      ;
; -4.463 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.385      ;
; -4.449 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.371      ;
; -4.444 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.367      ;
; -4.439 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.352      ;
; -4.426 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.349      ;
; -4.410 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.323      ;
; -4.402 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.325      ;
; -4.386 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.309      ;
; -4.378 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.301      ;
; -4.370 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.293      ;
; -4.367 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.283      ;
; -4.363 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.285      ;
; -4.345 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 3.267      ;
; -4.344 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.267      ;
; -4.326 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.249      ;
; -4.319 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.232      ;
; -4.316 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.229      ;
; -4.287 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.200      ;
; -4.283 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.206      ;
; -4.266 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.189      ;
; -4.265 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.188      ;
; -4.260 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.173      ;
; -4.253 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.166      ;
; -4.252 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.165      ;
; -4.252 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 3.489      ;
; -4.248 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 3.485      ;
; -4.229 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.467      ;
; -4.224 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.462      ;
; -4.207 ; mmu:mmu_inst|counter_pix[20]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.123      ;
; -4.195 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 3.105      ;
; -4.189 ; mmu:mmu_inst|counter_pix[18]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.105      ;
; -4.189 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.427      ;
; -4.187 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.425      ;
; -4.173 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.411      ;
; -4.166 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.082      ;
; -4.163 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.323     ; 3.401      ;
; -4.159 ; mmu:mmu_inst|counter_pix[13]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.072      ;
; -4.154 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.067      ;
; -4.153 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.066      ;
; -4.145 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 3.068      ;
; -4.144 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.060      ;
; -4.130 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 3.046      ;
; -4.118 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 3.031      ;
; -4.061 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.977      ;
; -4.060 ; mmu:mmu_inst|counter_pix[24]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.976      ;
; -4.055 ; mmu:mmu_inst|counter_pix[21]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.971      ;
; -4.042 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.965      ;
; -4.039 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.962      ;
; -4.027 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.940      ;
; -4.024 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.937      ;
; -3.996 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.912      ;
; -3.995 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.908      ;
; -3.969 ; mmu:mmu_inst|counter_pix[12]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.882      ;
; -3.966 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.879      ;
; -3.966 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.888      ;
; -3.946 ; mmu:mmu_inst|counter_pix[17]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.862      ;
; -3.913 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.836      ;
; -3.910 ; mmu:mmu_inst|counter_pix[30]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.826      ;
; -3.903 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.651     ; 2.813      ;
; -3.880 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.796      ;
; -3.862 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.775      ;
; -3.858 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.774      ;
; -3.856 ; mmu:mmu_inst|counter_pix[23]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.772      ;
; -3.851 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.773      ;
; -3.848 ; mmu:mmu_inst|counter_pix[15]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.761      ;
; -3.846 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.768      ;
; -3.835 ; mmu:mmu_inst|counter_pix[28]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.751      ;
; -3.835 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.758      ;
; -3.832 ; mmu:mmu_inst|counter_pix[11]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.745      ;
; -3.831 ; mmu:mmu_inst|counter_pix[16]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.747      ;
; -3.829 ; mmu:mmu_inst|counter_pix[10]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.742      ;
; -3.817 ; mmu:mmu_inst|counter_pix[14]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.648     ; 2.730      ;
; -3.817 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.740      ;
; -3.795 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 3.032      ;
; -3.793 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.324     ; 3.030      ;
; -3.775 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.691      ;
; -3.748 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.670      ;
; -3.746 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.668      ;
; -3.741 ; mmu:mmu_inst|counter_pix[22]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.657      ;
; -3.709 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.645     ; 2.625      ;
; -3.700 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.639     ; 2.622      ;
; -3.672 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.638     ; 2.595      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                               ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -4.557 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.305      ;
; -4.556 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.304      ;
; -4.554 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.302      ;
; -4.543 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.272      ;
; -4.542 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.271      ;
; -4.541 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.270      ;
; -4.540 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.269      ;
; -4.499 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 4.191      ;
; -4.498 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 4.190      ;
; -4.468 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.189      ;
; -4.466 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.187      ;
; -4.466 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.187      ;
; -4.465 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.186      ;
; -4.460 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.189      ;
; -4.458 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.187      ;
; -4.454 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.200      ;
; -4.453 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.199      ;
; -4.451 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.197      ;
; -4.440 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.167      ;
; -4.439 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.166      ;
; -4.438 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.165      ;
; -4.437 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.164      ;
; -4.399 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.147      ;
; -4.398 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.146      ;
; -4.396 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.144      ;
; -4.396 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.479     ; 4.086      ;
; -4.395 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.479     ; 4.085      ;
; -4.385 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.114      ;
; -4.384 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.113      ;
; -4.383 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.112      ;
; -4.382 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.111      ;
; -4.367 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.113      ;
; -4.366 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.112      ;
; -4.365 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 4.084      ;
; -4.364 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.110      ;
; -4.363 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 4.082      ;
; -4.363 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 4.082      ;
; -4.362 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.450     ; 4.081      ;
; -4.359 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.107      ;
; -4.358 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.106      ;
; -4.357 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.084      ;
; -4.356 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.104      ;
; -4.355 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.082      ;
; -4.353 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.080      ;
; -4.352 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.079      ;
; -4.351 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.078      ;
; -4.350 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.077      ;
; -4.348 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.096      ;
; -4.345 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.074      ;
; -4.344 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.092      ;
; -4.344 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.073      ;
; -4.344 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.092      ;
; -4.343 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.091      ;
; -4.343 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.072      ;
; -4.343 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.091      ;
; -4.342 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.071      ;
; -4.341 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.089      ;
; -4.341 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.089      ;
; -4.341 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 4.033      ;
; -4.340 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.088      ;
; -4.340 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 4.032      ;
; -4.338 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.086      ;
; -4.330 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.059      ;
; -4.329 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.058      ;
; -4.328 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.057      ;
; -4.327 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.056      ;
; -4.327 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.056      ;
; -4.326 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.055      ;
; -4.325 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.054      ;
; -4.324 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.053      ;
; -4.323 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.069      ;
; -4.319 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.065      ;
; -4.318 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.423     ; 4.064      ;
; -4.317 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.046      ;
; -4.313 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.061      ;
; -4.313 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.042      ;
; -4.312 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.041      ;
; -4.312 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.041      ;
; -4.310 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.031      ;
; -4.309 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.479     ; 3.999      ;
; -4.309 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.057      ;
; -4.308 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.029      ;
; -4.308 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.029      ;
; -4.308 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.479     ; 3.998      ;
; -4.308 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.056      ;
; -4.307 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.448     ; 4.028      ;
; -4.302 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.031      ;
; -4.301 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.993      ;
; -4.300 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.992      ;
; -4.300 ; mmu:mmu_inst|max_read_addr2[21]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.029      ;
; -4.298 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.025      ;
; -4.297 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.024      ;
; -4.296 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.023      ;
; -4.295 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.442     ; 4.022      ;
; -4.286 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.978      ;
; -4.285 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.977      ;
; -4.283 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.975      ;
; -4.283 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.421     ; 4.031      ;
; -4.282 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.477     ; 3.974      ;
; -4.282 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.440     ; 4.011      ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.323 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.198      ; 3.053      ;
; -1.155 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.197      ; 2.884      ;
; 5.934  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.237      ;
; 5.967  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.204      ;
; 5.977  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.194      ;
; 5.977  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.194      ;
; 6.010  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.161      ;
; 6.010  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 4.161      ;
; 6.069  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.476      ; 4.427      ;
; 6.069  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.424      ;
; 6.069  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.424      ;
; 6.102  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.476      ; 4.394      ;
; 6.102  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.391      ;
; 6.102  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.391      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.196  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.977      ;
; 6.223  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.949      ;
; 6.226  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.946      ;
; 6.226  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.946      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.229  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.944      ;
; 6.241  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.930      ;
; 6.242  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.221      ;
; 6.242  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.221      ;
; 6.243  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.220      ;
; 6.244  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.927      ;
; 6.244  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.927      ;
; 6.261  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.202      ;
; 6.266  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.905      ;
; 6.275  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.188      ;
; 6.275  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.188      ;
; 6.276  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.187      ;
; 6.294  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.468      ; 4.169      ;
; 6.309  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.862      ;
; 6.309  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.862      ;
; 6.335  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.477      ; 4.162      ;
; 6.336  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.474      ; 4.158      ;
; 6.336  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.474      ; 4.158      ;
; 6.342  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.829      ;
; 6.346  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.826      ;
; 6.349  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.823      ;
; 6.349  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.823      ;
; 6.353  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.476      ; 4.143      ;
; 6.354  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.139      ;
; 6.354  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.139      ;
; 6.375  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.176      ; 3.796      ;
; 6.401  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.476      ; 4.095      ;
; 6.401  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.092      ;
; 6.401  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.473      ; 4.092      ;
; 6.437  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.735      ;
; 6.440  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.732      ;
; 6.440  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.177      ; 3.732      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.457  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.179      ; 3.717      ;
; 6.458  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.477      ; 4.039      ;
; 6.459  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.474      ; 4.035      ;
; 6.459  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.474      ; 4.035      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.475  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.698      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
; 6.528  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.178      ; 3.645      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.911      ;
; 45.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.892      ;
; 45.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.680      ;
; 45.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.654      ;
; 45.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.647      ;
; 45.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.629      ;
; 45.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.591      ;
; 45.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.581      ;
; 45.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.548      ;
; 45.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 4.544      ;
; 45.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.454      ;
; 45.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.411      ;
; 45.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.350      ;
; 45.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.325      ;
; 45.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.247      ;
; 46.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.258      ;
; 46.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.887      ;
; 46.798 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.443      ;
; 46.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.327      ;
; 47.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.187      ;
; 47.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.859      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.744      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.668      ;
; 47.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.574      ;
; 47.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.400      ;
; 48.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.100      ;
; 48.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.097      ;
; 49.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.865      ;
; 93.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.242      ;
; 93.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.241      ;
; 93.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.240      ;
; 93.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.238      ;
; 93.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.236      ;
; 93.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.222      ;
; 93.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.221      ;
; 93.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.196      ;
; 93.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.196      ;
; 93.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.193      ;
; 93.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.189      ;
; 93.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.184      ;
; 93.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.180      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.178      ;
; 93.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.996      ;
; 93.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.996      ;
; 93.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.991      ;
; 93.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.987      ;
; 93.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.984      ;
; 93.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.944      ;
; 93.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.944      ;
; 93.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.944      ;
; 93.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.939      ;
; 93.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.932      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.816      ;
; 94.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.815      ;
; 94.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.790      ;
; 94.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.804      ;
; 94.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.803      ;
; 94.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.801      ;
; 94.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.780      ;
; 94.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.764      ;
; 94.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.776      ;
; 94.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.763      ;
; 94.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.775      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.782      ;
; 94.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.752      ;
; 94.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.751      ;
; 94.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.749      ;
; 94.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.759      ;
; 94.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.755      ;
; 94.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.738      ;
; 94.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.738      ;
; 94.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.738      ;
; 94.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.735      ;
; 94.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.728      ;
; 94.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.730      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.724      ;
; 94.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.723      ;
; 94.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.725      ;
; 94.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.722      ;
; 94.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.720      ;
; 94.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.711      ;
; 94.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.703      ;
; 94.223 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.694      ;
; 94.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.695      ;
; 94.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.693      ;
; 94.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.675      ;
; 94.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.674      ;
; 94.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.690      ;
; 94.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.671      ;
; 94.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.665      ;
; 94.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.650      ;
; 94.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.649      ;
; 94.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.648      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.647      ;
; 94.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.655      ;
; 94.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.653      ;
; 94.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.652      ;
; 94.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.650      ;
; 94.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.639      ;
; 94.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.613      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.218 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.734      ;
; 0.299 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.305 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.818      ;
; 0.308 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.816      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.821      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.823      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.829      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.835      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.833      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.827      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.830      ;
; 0.336 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.843      ;
; 0.336 ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.551      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.846      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.847      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.845      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.851      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.853      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.848      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.850      ;
; 0.345 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.350 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.855      ;
; 0.353 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.864      ;
; 0.354 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.863      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.801      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.809      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.803      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.804      ;
; 0.294 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 0.795      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.295 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 0.796      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.806      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.807      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.812      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.815      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.815      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.816      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.816      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.826      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.812      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.821      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.819      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.822      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.824      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.824      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                              ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                        ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.822      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 0.846      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                         ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.826      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.826      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.834      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.827      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.832      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                          ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                     ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; mmu:mmu_inst|current_img2[0]                                                                                                                                                                                             ; mmu:mmu_inst|current_img2[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.828      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.291 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.816      ;
; 0.299 ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.339 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.350 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.548      ;
; 0.360 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.558      ;
; 0.422 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.620      ;
; 0.446 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.644      ;
; 0.459 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.657      ;
; 0.460 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.657      ;
; 0.466 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.472 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.703      ;
; 0.494 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.019      ;
; 0.497 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.500 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.710      ;
; 0.502 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.504 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.505 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.715      ;
; 0.505 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.716      ;
; 0.506 ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.717      ;
; 0.508 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.718      ;
; 0.509 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.719      ;
; 0.509 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.719      ;
; 0.516 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.727      ;
; 0.517 ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.729      ;
; 0.521 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.732      ;
; 0.523 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.733      ;
; 0.524 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.734      ;
; 0.528 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.739      ;
; 0.530 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.741      ;
; 0.530 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.740      ;
; 0.534 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.745      ;
; 0.538 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.748      ;
; 0.543 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.741      ;
; 0.550 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.580 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.105      ;
; 0.585 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.816      ;
; 0.606 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.816      ;
; 0.633 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 0.545      ;
; 0.646 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.259     ; 0.531      ;
; 0.647 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.098      ;
; 0.648 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.100      ;
; 0.649 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.102      ;
; 0.650 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.101      ;
; 0.654 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.889      ;
; 0.669 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.194      ;
; 0.676 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.201      ;
; 0.677 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.175      ;
; 0.677 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.175      ;
; 0.679 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.842      ;
; 0.679 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.177      ;
; 0.681 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.879      ;
; 0.682 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.180      ;
; 0.688 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.005     ; 0.852      ;
; 0.696 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.859      ;
; 0.697 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.907      ;
; 0.704 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.867      ;
; 0.707 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.917      ;
; 0.712 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.910      ;
; 0.721 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.931      ;
; 0.722 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.932      ;
; 0.727 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.937      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.938      ;
; 0.730 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 0.642      ;
; 0.747 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.978      ;
; 0.747 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.958      ;
; 0.749 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.959      ;
; 0.749 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.960      ;
; 0.750 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.280      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.519      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -3.954 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.654      ;
; -3.954 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.654      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.853     ; 2.480      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.853     ; 2.480      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.479      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.853     ; 2.480      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.479      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.478      ;
; -3.772 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 2.475      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.482      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.482      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.482      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.482      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.850     ; 2.482      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.771 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.854     ; 2.478      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|wait_dly                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.476      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.470      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.470      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|load_new                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.470      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                              ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.855     ; 2.476      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.470      ;
; -3.770 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.861     ; 2.470      ;
; -3.480 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.474      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.478 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.564     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.537     ; 2.483      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 2.475      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 2.488      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.537     ; 2.483      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 2.488      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.537     ; 2.482      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.522     ; 2.497      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.498      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.498      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.498      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.498      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.458 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.479      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 2.471      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.478      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.540     ; 2.478      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.497      ;
; -3.457 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.521     ; 2.497      ;
; -3.451 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.537     ; 2.475      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 27.921 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.501      ;
; 28.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.046     ; 2.246      ;
; 28.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.046     ; 2.246      ;
; 28.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.046     ; 2.246      ;
; 28.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.046     ; 2.246      ;
; 28.006 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.046     ; 2.246      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.799 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.446     ; 1.522      ;
; -1.677 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.474     ; 1.372      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.066  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.003     ; 2.819      ;
; 5.116  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.001     ; 2.853      ;
; 5.204  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.934     ; 2.807      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.227     ; 2.505      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.502      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.238     ; 2.494      ;
; 5.213  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.239     ; 2.493      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.231     ; 2.500      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.231     ; 2.500      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.231     ; 2.500      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.230     ; 2.501      ;
; 5.214  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.231     ; 2.500      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[11]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[12]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[13]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[18]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[20]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.219  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[21]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.246     ; 2.480      ;
; 5.220  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.251     ; 2.474      ;
; 5.220  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.251     ; 2.474      ;
; 5.220  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.251     ; 2.474      ;
; 5.220  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.251     ; 2.474      ;
; 5.221  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.477      ;
; 5.221  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.477      ;
; 5.221  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.247     ; 2.477      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.474  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.030     ; 2.491      ;
; 7.475  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.031     ; 2.489      ;
; 17.226 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.290     ; 2.479      ;
; 17.226 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.290     ; 2.479      ;
; 17.227 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.290     ; 2.478      ;
; 17.227 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.290     ; 2.478      ;
; 17.227 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.290     ; 2.478      ;
; 17.232 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.484      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.233 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.281     ; 2.481      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.235 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.284     ; 2.476      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.238 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.279     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.239 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.278     ; 2.478      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.240 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.276     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.480      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.275     ; 2.479      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.481      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.481      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.481      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.481      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.273     ; 2.481      ;
; 17.241 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.274     ; 2.480      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.649      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.077      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.084      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.074      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.076      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.069      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.073      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.073      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.073      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.073      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
; 96.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.074      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.630 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 1.131      ;
; 0.630 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 1.131      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.867 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 1.367      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.131      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.117 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.314      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.367      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.424      ;
; 1.380 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.583      ;
; 1.380 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.583      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.335      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.335      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.335      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.335      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.309 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.336      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.336      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.116     ; 2.338      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.336      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.118     ; 2.336      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.115     ; 2.339      ;
; 2.310 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 2.337      ;
; 2.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.121     ; 2.334      ;
; 2.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.121     ; 2.334      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.687 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.269      ; 1.251      ;
; 0.823 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.298      ; 1.416      ;
; 1.839 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.066      ;
; 1.839 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.066      ;
; 1.839 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.066      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.852 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.776      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.853 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 1.779      ;
; 1.878 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.221     ; 1.801      ;
; 1.878 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.221     ; 1.801      ;
; 1.947 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.871      ;
; 1.947 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.871      ;
; 1.947 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.871      ;
; 1.947 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.220     ; 1.871      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.215     ; 2.066      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.216     ; 2.065      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.216     ; 2.065      ;
; 2.137 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.216     ; 2.065      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.217     ; 2.149      ;
; 2.222 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.148      ;
; 2.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.294      ;
; 2.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.294      ;
; 2.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.294      ;
; 2.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.294      ;
; 2.368 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.218     ; 2.294      ;
; 3.539 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.336      ;
; 3.539 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.336      ;
; 3.539 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 2.336      ;
; 3.554 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.350      ;
; 3.554 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 2.350      ;
; 3.559 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.336      ;
; 3.559 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.336      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.561 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.342      ;
; 3.562 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.339      ;
; 3.562 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.339      ;
; 3.562 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.339      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 1.053 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.053 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.837      ;
; 1.380 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.836      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.381 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.807      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.464 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.671      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.609 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.114      ;
; 1.619 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 2.049      ;
; 1.619 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 2.049      ;
; 1.619 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 2.049      ;
; 1.619 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 2.049      ;
; 1.623 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 2.083      ;
; 1.651 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 2.080      ;
; 1.651 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 2.080      ;
; 1.651 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 2.080      ;
; 1.651 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 2.080      ;
; 1.660 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.290      ; 2.119      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.879 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 2.307      ;
; 1.888 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 2.346      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.892 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.097      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 1.907 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.114      ;
; 3.168 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.067     ; 2.334      ;
; 3.172 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.354      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.173 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.051     ; 2.355      ;
; 3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.336      ;
; 3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.336      ;
; 3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.062     ; 2.345      ;
; 3.174 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.062     ; 2.345      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.067     ; 2.341      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.067     ; 2.341      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.075     ; 2.333      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.175 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.337      ;
; 3.176 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.078     ; 2.331      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.337      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.360      ;
; 1.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.377      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.436      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.591      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.853      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.919      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.918      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
; 2.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.922      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.738 ; 4.954        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated                                                                                                                                              ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.743 ; 4.973        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[0]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_RD                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Pre_WR                                                                                                                                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[6]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[11]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[14]                                                                                                                                                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[8]                                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[17]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~_emulated                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~_emulated                                                                                                                                          ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ;
; 14.893 ; 15.109       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                                                   ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|load_new                                                                                                                                                                                              ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|loading                                                                                                                                                                                               ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ;
; 14.896 ; 15.112       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                                    ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[0]                                                                                                                                             ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.441 ; 49.671       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.442 ; 49.672       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.443 ; 49.673       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.498 ; 49.714       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 1.826 ; 2.307 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; 1.789 ; 2.287 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; 1.682 ; 2.155 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; 1.826 ; 2.307 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 0.883 ; 1.317 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.822 ; 4.218 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.215 ; 2.484 ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.874 ; 6.102 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.918 ; 4.408 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.488 ; 3.923 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.331 ; 3.752 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.825 ; 4.273 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.569 ; 3.999 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.694 ; 4.134 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.775 ; 4.231 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.317 ; 3.741 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.623 ; 4.111 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.683 ; 4.195 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.918 ; 4.408 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.855 ; 4.324 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.712 ; 4.232 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.570 ; 4.043 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.854 ; 4.336 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.795 ; 4.334 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.649 ; 4.095 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; -1.348 ; -1.811 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; -1.452 ; -1.939 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; -1.348 ; -1.811 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; -1.431 ; -1.889 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.566 ; -0.998 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.242 ; -1.672 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.710  ; 0.485  ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.257 ; -1.469 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.704 ; -3.114 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.879 ; -3.304 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.717 ; -3.124 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -3.190 ; -3.624 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.946 ; -3.361 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.078 ; -3.507 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -3.156 ; -3.601 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.704 ; -3.114 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.997 ; -3.469 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -3.052 ; -3.548 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.289 ; -3.769 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.217 ; -3.672 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.080 ; -3.584 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.945 ; -3.403 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.217 ; -3.684 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -3.161 ; -3.682 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.023 ; -3.454 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 5.734  ; 5.681  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 5.734  ; 5.681  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.287  ; 5.390  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.213  ; 5.323  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.219 ; 10.622 ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 5.663  ; 5.642  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.663  ; 5.642  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.097  ; 4.066  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.341  ; 4.243  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.522  ; 4.483  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.847  ; 3.818  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.765  ; 4.685  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.344  ; 4.308  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.295  ; 4.251  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.838  ; 4.724  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.706  ; 4.542  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.494  ; 4.386  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.225  ; 4.113  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.546  ; 4.539  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.063  ; 5.055  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.063  ; 5.055  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.232  ; 4.138  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.263  ; 4.177  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 3.193  ; 3.118  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 5.395  ; 4.948  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.834  ; 7.691  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.551  ; 6.536  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.611  ; 6.425  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 6.849  ; 6.763  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.766  ; 6.628  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.452  ; 6.356  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.000  ; 5.878  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.751  ; 5.695  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 7.515  ; 7.564  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.639  ; 6.524  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.310  ; 6.311  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 7.834  ; 7.691  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.350  ; 6.217  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 7.521  ; 7.543  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.088  ; 6.066  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 6.990  ; 6.936  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.656  ; 6.673  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.467  ; 4.506  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.467  ; 4.506  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.460  ; 4.401  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.333  ; 4.190  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 3.993  ; 3.892  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 4.303  ; 4.222  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 4.303  ; 4.222  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 7.894  ; 7.407  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.775  ; 3.706  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.070  ; 5.069  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.914  ; 4.873  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.884  ; 5.878  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.277  ; 5.236  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.238  ; 6.261  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.309  ; 5.172  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.894  ; 7.407  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 7.483  ; 7.079  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.723  ; 4.650  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 7.483  ; 7.079  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.697  ; 4.683  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.158  ; 5.148  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.910  ; 4.891  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.111  ; 5.089  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.197  ; 5.190  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.075  ; 5.034  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.539  ; 4.469  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.602  ; 4.522  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.602  ; 4.522  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.406  ; 4.301  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.387  ; 4.321  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.455  ; 4.386  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.513  ; 4.495  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.242  ; 4.173  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.475  ; 4.409  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.451  ; 4.385  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.270  ; 5.256  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 5.528  ; 5.475  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 5.528  ; 5.475  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.098  ; 5.200  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.026  ; 5.136  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.002  ; 8.406  ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.366  ; 3.336  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 5.111  ; 5.088  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.607  ; 3.574  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.841  ; 3.744  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.015  ; 3.973  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.366  ; 3.336  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.248  ; 4.168  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.844  ; 3.805  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.797  ; 3.751  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.316  ; 4.204  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.193  ; 4.031  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.989  ; 3.882  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.731  ; 3.620  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.036  ; 4.026  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.737  ; 3.643  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 4.534  ; 4.523  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.737  ; 3.643  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.768  ; 3.681  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 2.739  ; 2.663  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 4.923  ; 4.477  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.568  ; 4.462  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.331  ; 5.266  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.398  ; 5.168  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.816  ; 5.703  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.461  ; 5.359  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.134  ; 5.073  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.853  ; 4.768  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.568  ; 4.462  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 6.376  ; 6.367  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.974  ; 4.887  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.998  ; 4.949  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 6.623  ; 6.506  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.976  ; 4.872  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 6.134  ; 6.117  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.786  ; 4.714  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.512  ; 5.413  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.332  ; 5.296  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.955  ; 3.895  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.962  ; 3.997  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.955  ; 3.895  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.835  ; 3.694  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 3.509  ; 3.407  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 3.804  ; 3.723  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 3.804  ; 3.723  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 3.300  ; 3.230  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.300  ; 3.230  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.540  ; 4.536  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.394  ; 4.350  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.323  ; 5.314  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.741  ; 4.698  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.665  ; 5.682  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.771  ; 4.636  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.322  ; 6.837  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.183  ; 4.134  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.208  ; 4.134  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.928  ; 6.524  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.183  ; 4.166  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.626  ; 4.613  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.388  ; 4.367  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.582  ; 4.558  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.664  ; 4.654  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.548  ; 4.504  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.031  ; 3.961  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.746  ; 3.677  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.092  ; 4.012  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.904  ; 3.800  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.886  ; 3.819  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.951  ; 3.882  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.006  ; 3.986  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.746  ; 3.677  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.970  ; 3.903  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.947  ; 3.880  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.735  ; 4.718  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 5.390 ; 5.265 ; 5.809 ; 5.684 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 5.184 ; 5.059 ; 5.596 ; 5.471 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.114 ; 3.972 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.536 ; 4.394 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.536 ; 4.394 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.173 ; 5.048 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.498 ; 4.387 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.434 ; 4.292 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.114 ; 3.972 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.114 ; 3.972 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.384 ; 5.259 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.739 ; 4.614 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.423 ; 4.298 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.764 ; 4.639 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.764 ; 4.639 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.173 ; 5.048 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.764 ; 4.639 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.764 ; 4.639 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.434 ; 4.292 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.637 ; 3.495 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.042 ; 3.900 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.042 ; 3.900 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.621 ; 4.496 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.003 ; 3.892 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.945 ; 3.803 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.637 ; 3.495 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.637 ; 3.495 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.825 ; 4.700 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.205 ; 4.080 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.902 ; 3.777 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.229 ; 4.104 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.229 ; 4.104 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.622 ; 4.497 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.229 ; 4.104 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.229 ; 4.104 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.945 ; 3.803 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.960     ; 4.102     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.367     ; 4.509     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.367     ; 4.509     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.089     ; 5.214     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.389     ; 4.500     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.290     ; 4.432     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.960     ; 4.102     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.960     ; 4.102     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.293     ; 5.418     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.590     ; 4.715     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.310     ; 4.435     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.605     ; 4.730     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.605     ; 4.730     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.096     ; 5.221     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.605     ; 4.730     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.605     ; 4.730     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.290     ; 4.432     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.483     ; 3.625     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.874     ; 4.016     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.874     ; 4.016     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.536     ; 4.661     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.894     ; 4.005     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.800     ; 3.942     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.483     ; 3.625     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.483     ; 3.625     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.732     ; 4.857     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.057     ; 4.182     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.788     ; 3.913     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.072     ; 4.197     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.072     ; 4.197     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.543     ; 4.668     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.072     ; 4.197     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.072     ; 4.197     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.800     ; 3.942     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.361 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.276 ; -89.751       ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.833 ; -126.409      ;
; CLOCK_50                                                               ; -0.770 ; -1.451        ;
; altera_reserved_tck                                                    ; 47.197 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.094 ; 0.000         ;
; CLOCK_50                                                               ; 0.134 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; altera_reserved_tck                                                    ; 0.186 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                           ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.449 ; -194.859      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.143 ; -2.198        ;
; CLOCK_50                                                               ; 8.696  ; 0.000         ;
; altera_reserved_tck                                                    ; 49.366 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                               ; 0.350 ; 0.000         ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.389 ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.647 ; 0.000         ;
; altera_reserved_tck                                                    ; 0.701 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.749  ; 0.000         ;
; CLOCK_50                                                               ; 9.206  ; 0.000         ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.905 ; 0.000         ;
; altera_reserved_tck                                                    ; 49.295 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+
; -3.276 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.724      ;
; -3.255 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.703      ;
; -3.240 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.688      ;
; -3.226 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.674      ;
; -3.195 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.647      ;
; -3.114 ; spi_slave:spi_slave_inst|img_tot[2] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.562      ;
; -3.095 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.547      ;
; -3.094 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.546      ;
; -3.087 ; spi_slave:spi_slave_inst|img_tot[1] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.535      ;
; -3.084 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.536      ;
; -3.078 ; spi_slave:spi_slave_inst|img_tot[3] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.526      ;
; -3.064 ; spi_slave:spi_slave_inst|img_tot[0] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 2.512      ;
; -3.033 ; spi_slave:spi_slave_inst|img_tot[5] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.485      ;
; -2.933 ; spi_slave:spi_slave_inst|img_tot[6] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.385      ;
; -2.932 ; spi_slave:spi_slave_inst|img_tot[7] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.384      ;
; -2.922 ; spi_slave:spi_slave_inst|img_tot[4] ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 2.374      ;
; -2.759 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.210      ;
; -2.759 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.210      ;
; -2.683 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.143      ;
; -2.671 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.122      ;
; -2.654 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.114      ;
; -2.654 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.114      ;
; -2.639 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 2.093      ;
; -2.636 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.087      ;
; -2.636 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.096      ;
; -2.636 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.096      ;
; -2.615 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.066      ;
; -2.611 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.071      ;
; -2.607 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.067      ;
; -2.602 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.062      ;
; -2.590 ; mmu:mmu_inst|counter_pix[6]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.041      ;
; -2.590 ; mmu:mmu_inst|counter_pix[7]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.041      ;
; -2.584 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.044      ;
; -2.582 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.042      ;
; -2.579 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.030      ;
; -2.573 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.224      ;
; -2.568 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.028      ;
; -2.566 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 2.026      ;
; -2.565 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 2.016      ;
; -2.544 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.195      ;
; -2.544 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.195      ;
; -2.539 ; mmu:mmu_inst|counter_pix[20]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.993      ;
; -2.539 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.999      ;
; -2.532 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.983      ;
; -2.526 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.177      ;
; -2.523 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.983      ;
; -2.518 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.978      ;
; -2.517 ; mmu:mmu_inst|counter_pix[18]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.971      ;
; -2.513 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.164      ;
; -2.504 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 1.953      ;
; -2.502 ; mmu:mmu_inst|counter_pix[4]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.953      ;
; -2.496 ; mmu:mmu_inst|counter_pix[13]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.947      ;
; -2.484 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.135      ;
; -2.479 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.130      ;
; -2.476 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.927      ;
; -2.475 ; mmu:mmu_inst|counter_pix[19]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.929      ;
; -2.467 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.921      ;
; -2.467 ; mmu:mmu_inst|counter_pix[9]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.918      ;
; -2.463 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.917      ;
; -2.461 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 2.112      ;
; -2.446 ; mmu:mmu_inst|counter_pix[5]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.897      ;
; -2.445 ; mmu:mmu_inst|counter_pix[24]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.899      ;
; -2.442 ; mmu:mmu_inst|counter_pix[21]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.896      ;
; -2.433 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.893      ;
; -2.410 ; mmu:mmu_inst|counter_pix[1]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.861      ;
; -2.401 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.855      ;
; -2.396 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.850      ;
; -2.396 ; mmu:mmu_inst|counter_pix[3]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.847      ;
; -2.389 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.849      ;
; -2.388 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.848      ;
; -2.369 ; mmu:mmu_inst|counter_pix[12]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.820      ;
; -2.368 ; mmu:mmu_inst|counter_pix[17]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.822      ;
; -2.363 ; mmu:mmu_inst|counter_pix[8]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.814      ;
; -2.335 ; mmu:mmu_inst|counter_pix[0]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.104     ; 1.784      ;
; -2.335 ; mmu:mmu_inst|current_img2[2]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.795      ;
; -2.318 ; mmu:mmu_inst|counter_pix[30]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.772      ;
; -2.312 ; mmu:mmu_inst|counter_pix[11]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.763      ;
; -2.310 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[23] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 1.961      ;
; -2.308 ; mmu:mmu_inst|counter_pix[10]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.759      ;
; -2.307 ; mmu:mmu_inst|counter_pix[2]         ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.758      ;
; -2.304 ; mmu:mmu_inst|current_img2[0]        ; mmu:mmu_inst|max_read_addr2[17] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.764      ;
; -2.298 ; mmu:mmu_inst|counter_pix[29]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.752      ;
; -2.297 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[21] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.757      ;
; -2.294 ; mmu:mmu_inst|counter_pix[31]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.748      ;
; -2.292 ; mmu:mmu_inst|counter_pix[16]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.746      ;
; -2.287 ; mmu:mmu_inst|counter_pix[15]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.738      ;
; -2.286 ; mmu:mmu_inst|counter_pix[23]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.740      ;
; -2.267 ; mmu:mmu_inst|counter_pix[14]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.718      ;
; -2.262 ; mmu:mmu_inst|counter_pix[28]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.716      ;
; -2.250 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[20] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.710      ;
; -2.245 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[22] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.902     ; 1.896      ;
; -2.233 ; mmu:mmu_inst|counter_pix[25]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.687      ;
; -2.227 ; mmu:mmu_inst|counter_pix[27]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.681      ;
; -2.225 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[19] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.685      ;
; -2.216 ; mmu:mmu_inst|counter_pix[22]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.670      ;
; -2.214 ; mmu:mmu_inst|current_img2[3]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.674      ;
; -2.203 ; mmu:mmu_inst|current_img2[1]        ; mmu:mmu_inst|max_read_addr2[16] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.663      ;
; -2.183 ; mmu:mmu_inst|counter_pix[13]        ; mmu:mmu_inst|wait_dly           ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.634      ;
; -2.182 ; mmu:mmu_inst|current_img2[4]        ; mmu:mmu_inst|max_read_addr2[18] ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.093     ; 1.642      ;
; -2.177 ; mmu:mmu_inst|counter_pix[26]        ; mmu:mmu_inst|loading            ; CLOCK_50     ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.099     ; 1.631      ;
+--------+-------------------------------------+---------------------------------+--------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                               ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.833 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.658      ;
; -2.833 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.658      ;
; -2.831 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.656      ;
; -2.831 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.656      ;
; -2.830 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.655      ;
; -2.830 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.655      ;
; -2.823 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.648      ;
; -2.821 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.646      ;
; -2.820 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.645      ;
; -2.807 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.632      ;
; -2.805 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.630      ;
; -2.804 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.620      ;
; -2.804 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.629      ;
; -2.804 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.620      ;
; -2.803 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.619      ;
; -2.803 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.619      ;
; -2.803 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.619      ;
; -2.803 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.619      ;
; -2.802 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.618      ;
; -2.802 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.618      ;
; -2.801 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.624      ;
; -2.799 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.622      ;
; -2.798 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.621      ;
; -2.794 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.610      ;
; -2.793 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.609      ;
; -2.793 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.609      ;
; -2.792 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.615      ;
; -2.792 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.608      ;
; -2.790 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.613      ;
; -2.789 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.612      ;
; -2.778 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.594      ;
; -2.777 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.593      ;
; -2.777 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.593      ;
; -2.776 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.592      ;
; -2.775 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.570      ;
; -2.775 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.570      ;
; -2.774 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.569      ;
; -2.774 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.599      ;
; -2.774 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.569      ;
; -2.772 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.586      ;
; -2.772 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.597      ;
; -2.771 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.585      ;
; -2.771 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.585      ;
; -2.771 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.596      ;
; -2.770 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.584      ;
; -2.766 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.591      ;
; -2.765 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.560      ;
; -2.764 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.589      ;
; -2.764 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.559      ;
; -2.763 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.588      ;
; -2.763 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.577      ;
; -2.762 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.576      ;
; -2.762 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.576      ;
; -2.761 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 2.575      ;
; -2.755 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.572      ;
; -2.755 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.572      ;
; -2.753 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.564      ;
; -2.753 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.564      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.569      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[20]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.569      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.752 ; mmu:mmu_inst|max_read_addr2[15]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.563      ;
; -2.749 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.544      ;
; -2.748 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.366     ; 2.543      ;
; -2.745 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.561      ;
; -2.745 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.562      ;
; -2.744 ; mmu:mmu_inst|base_read_addr2[14] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.569      ;
; -2.744 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.560      ;
; -2.744 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.560      ;
; -2.743 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.368     ; 2.536      ;
; -2.743 ; mmu:mmu_inst|max_read_addr2[14]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.559      ;
; -2.743 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.554      ;
; -2.742 ; mmu:mmu_inst|max_read_addr2[12]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.368     ; 2.535      ;
; -2.742 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.559      ;
; -2.742 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.553      ;
; -2.742 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.553      ;
; -2.742 ; mmu:mmu_inst|max_read_addr2[16]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.553      ;
; -2.739 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.564      ;
; -2.737 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.562      ;
; -2.737 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.553      ;
; -2.736 ; mmu:mmu_inst|max_read_addr2[19]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.561      ;
; -2.736 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.552      ;
; -2.736 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.552      ;
; -2.735 ; mmu:mmu_inst|max_read_addr2[17]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.345     ; 2.551      ;
; -2.735 ; mmu:mmu_inst|base_read_addr2[14] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.560      ;
; -2.734 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.368     ; 2.527      ;
; -2.733 ; mmu:mmu_inst|base_read_addr2[11] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.368     ; 2.526      ;
; -2.733 ; mmu:mmu_inst|base_read_addr2[14] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.336     ; 2.558      ;
; -2.729 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.546      ;
; -2.728 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.551      ;
; -2.727 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.538      ;
; -2.726 ; mmu:mmu_inst|max_read_addr2[13]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]           ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.338     ; 2.549      ;
; -2.726 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.344     ; 2.543      ;
; -2.726 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.537      ;
; -2.726 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.537      ;
; -2.726 ; mmu:mmu_inst|max_read_addr2[18]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.350     ; 2.537      ;
+--------+----------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.770 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.089      ;
; -0.681 ; mmu:mmu_inst|loading                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.795      ; 2.000      ;
; 7.779  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.721      ;
; 7.797  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.703      ;
; 7.810  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.690      ;
; 7.810  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.690      ;
; 7.828  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.672      ;
; 7.828  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.672      ;
; 7.846  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.856      ;
; 7.846  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.856      ;
; 7.847  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.857      ;
; 7.864  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.838      ;
; 7.864  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.838      ;
; 7.865  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.839      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.959  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.542      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.977  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.524      ;
; 7.986  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.514      ;
; 7.990  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.705      ;
; 7.992  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.703      ;
; 7.993  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.702      ;
; 7.999  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.696      ;
; 8.002  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.498      ;
; 8.008  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.687      ;
; 8.010  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.490      ;
; 8.010  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.685      ;
; 8.011  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.684      ;
; 8.017  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.483      ;
; 8.017  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.483      ;
; 8.017  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.678      ;
; 8.029  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.471      ;
; 8.033  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.467      ;
; 8.033  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.467      ;
; 8.041  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.459      ;
; 8.041  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.459      ;
; 8.047  ; spi_slave:spi_slave_inst|SPI_reg[39]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.453      ;
; 8.053  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.649      ;
; 8.053  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.649      ;
; 8.054  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.650      ;
; 8.069  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.633      ;
; 8.069  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.633      ;
; 8.070  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.634      ;
; 8.077  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.625      ;
; 8.077  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.625      ;
; 8.078  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.626      ;
; 8.086  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.414      ;
; 8.117  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.383      ;
; 8.117  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.383      ;
; 8.141  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.359      ;
; 8.153  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.549      ;
; 8.153  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.693      ; 2.549      ;
; 8.154  ; spi_slave:spi_slave_inst|SPI_cnt[0]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.695      ; 2.550      ;
; 8.163  ; spi_slave:spi_slave_inst|SPI_cnt[3]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.337      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.166  ; spi_slave:spi_slave_inst|SPI_CLK_sync ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.335      ;
; 8.172  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.523      ;
; 8.172  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.328      ;
; 8.172  ; spi_slave:spi_slave_inst|SPI_cnt[2]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.513      ; 2.328      ;
; 8.174  ; spi_slave:spi_slave_inst|state.S2     ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.708      ; 2.521      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.182  ; spi_slave:spi_slave_inst|SPI_reg[33]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.319      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
; 8.190  ; spi_slave:spi_slave_inst|SPI_cnt[1]   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50                                                               ; CLOCK_50    ; 10.000       ; 0.514      ; 2.311      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.238      ;
; 47.363 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.064      ;
; 47.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 3.027      ;
; 47.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.021      ;
; 47.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.007      ;
; 47.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.997      ;
; 47.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.977      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.959      ;
; 47.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.951      ;
; 47.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 2.955      ;
; 47.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 2.886      ;
; 47.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.839      ;
; 47.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.799      ;
; 47.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.741      ;
; 47.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.728      ;
; 47.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.739      ;
; 47.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.502      ;
; 48.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.200      ;
; 48.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.130      ;
; 48.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.035      ;
; 48.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.829      ;
; 48.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.762      ;
; 48.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.725      ;
; 48.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.642      ;
; 48.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.518      ;
; 49.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.349      ;
; 49.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.288      ;
; 49.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.531      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.166      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.166      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.164      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.162      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.162      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.153      ;
; 95.793 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.151      ;
; 95.846 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.086      ;
; 95.846 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.086      ;
; 95.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.084      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.082      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.082      ;
; 95.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.073      ;
; 95.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.071      ;
; 95.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.003      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.001      ;
; 95.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.999      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.996      ;
; 95.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.993      ;
; 96.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.923      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.921      ;
; 96.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.919      ;
; 96.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.916      ;
; 96.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.913      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.866      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.863      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.861      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.859      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.857      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.841      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.850      ;
; 96.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.834      ;
; 96.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.832      ;
; 96.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.831      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.824      ;
; 96.127 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.816      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.786      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.783      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.782      ;
; 96.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.781      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.779      ;
; 96.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.778      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.777      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.776      ;
; 96.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.774      ;
; 96.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.770      ;
; 96.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.769      ;
; 96.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.780      ;
; 96.167 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.767      ;
; 96.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.778      ;
; 96.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.761      ;
; 96.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.774      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.754      ;
; 96.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.752      ;
; 96.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.751      ;
; 96.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.744      ;
; 96.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.745      ;
; 96.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.750      ;
; 96.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.749      ;
; 96.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.736      ;
; 96.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.748      ;
; 96.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.745      ;
; 96.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.738      ;
; 96.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.735      ;
; 96.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.734      ;
; 96.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.733      ;
; 96.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.742      ;
; 96.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.731      ;
; 96.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.730      ;
; 96.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.733      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.729      ;
; 96.225 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.728      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.094 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[13]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.423      ;
; 0.151 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[7]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[15]                                                                                                                                                         ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.157 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[5]                                                                                                                                                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.171 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.175 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.178 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.179 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.508      ;
; 0.184 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.508      ;
; 0.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.513      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.510      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.514      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD                                                                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.509      ;
; 0.188 ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.513      ;
; 0.192 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.516      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; mmu:mmu_inst|sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.468      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.476      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.478      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.480      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.503      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.486      ;
; 0.168 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.493      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.495      ;
; 0.173 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                        ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.496      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.504      ;
; 0.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                            ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                        ; spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                             ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                         ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                       ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                        ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.187 ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.201 ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.206 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.213 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.252 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.262 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.267 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.270 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.410      ;
; 0.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.295 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.303 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.431      ;
; 0.306 ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.622      ;
; 0.308 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.435      ;
; 0.310 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.437      ;
; 0.314 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.441      ;
; 0.314 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.441      ;
; 0.314 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.441      ;
; 0.316 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.443      ;
; 0.318 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.320 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.447      ;
; 0.321 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.324 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.451      ;
; 0.325 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.453      ;
; 0.333 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.340 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.657      ;
; 0.341 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.478      ;
; 0.354 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.481      ;
; 0.363 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.649      ;
; 0.367 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.653      ;
; 0.370 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.657      ;
; 0.371 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.515      ;
; 0.374 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.662      ;
; 0.378 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.324      ;
; 0.384 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.686      ;
; 0.385 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.687      ;
; 0.389 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.320      ;
; 0.390 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.501      ;
; 0.391 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.693      ;
; 0.392 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 0.504      ;
; 0.392 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.694      ;
; 0.394 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.505      ;
; 0.399 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                                              ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.402 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.513      ;
; 0.403 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.720      ;
; 0.406 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.723      ;
; 0.409 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.536      ;
; 0.419 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.430 ; mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.750      ;
; 0.432 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.559      ;
; 0.438 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.575      ;
; 0.440 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.386      ;
; 0.443 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.570      ;
; 0.443 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.570      ;
; 0.444 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.571      ;
; 0.444 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.571      ;
; 0.448 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.452 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.138     ; 0.398      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; -2.449 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.742      ;
; -2.449 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.742      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[1]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.647      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[3]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.647      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[4]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.647      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[5]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.647      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|wait_dly                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.256     ; 1.642      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[2]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.647      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.638      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.638      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|load_new                                                                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.638      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|loading                                                                                                                                                                              ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.256     ; 1.642      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.638      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                             ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.260     ; 1.638      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.254     ; 1.644      ;
; -2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.257     ; 1.641      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.344 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.253     ; 1.644      ;
; -2.343 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.645      ;
; -2.343 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.645      ;
; -2.343 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.251     ; 1.645      ;
; -2.167 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                                  ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.079     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.165 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.077     ; 1.641      ;
; -2.158 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|counter_dly[0]                                                                                                                                                                       ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.647      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.062     ; 1.648      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.069     ; 1.641      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.057     ; 1.653      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.062     ; 1.648      ;
; -2.157 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.057     ; 1.653      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.070     ; 1.639      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.068     ; 1.641      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.049     ; 1.660      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.661      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.661      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.661      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.661      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.156 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.064     ; 1.645      ;
; -2.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.660      ;
; -2.155 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                               ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.048     ; 1.660      ;
; -2.154 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.063     ; 1.644      ;
; -2.154 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                   ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.063     ; 1.644      ;
; -2.150 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                     ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.062     ; 1.641      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.743 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]            ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.118      ; 1.633      ;
; 28.764 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.028     ; 1.498      ;
; 28.764 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.028     ; 1.498      ;
; 28.764 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.028     ; 1.498      ;
; 28.764 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.028     ; 1.498      ;
; 28.764 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.028     ; 1.498      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                                          ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.143 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 0.956      ;
; -1.055 ; mmu:mmu_inst|load_new                 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.364     ; 0.852      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.677  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.846      ;
; 6.713  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.382     ; 1.864      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.528     ; 1.662      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.653      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.532     ; 1.658      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.532     ; 1.658      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.532     ; 1.658      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.531     ; 1.659      ;
; 6.747  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.532     ; 1.658      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.530     ; 1.659      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.536     ; 1.653      ;
; 6.748  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.537     ; 1.652      ;
; 6.750  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.640      ;
; 6.750  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.640      ;
; 6.750  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.640      ;
; 6.750  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.640      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[14]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[15]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[16]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[19]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[22]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~_emulated                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.543     ; 1.643      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.639      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.639      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.639      ;
; 6.751  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.547     ; 1.639      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.696  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.363      ; 1.654      ;
; 8.697  ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.362      ; 1.652      ;
; 18.131 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.212     ; 1.644      ;
; 18.131 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.212     ; 1.644      ;
; 18.131 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.212     ; 1.644      ;
; 18.132 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 1.644      ;
; 18.132 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|current_img2[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.211     ; 1.644      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.136 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.647      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.647      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.138 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 1.645      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[16]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[17]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[18]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[19]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[20]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[21]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[22]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[23]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[24]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[25]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[26]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[27]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[28]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[29]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[30]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.139 ; reset_delay:reset_delay_inst|cont[26] ; mmu:mmu_inst|counter_pix[31]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 1.641      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.645      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 1.645      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 1.645      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 1.645      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 1.645      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 1.647      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 1.647      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 1.644      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
; 18.141 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 1.646      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.069      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.039      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.034      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.031      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.042      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.037      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.038      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.036      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
; 97.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.035      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.350 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.674      ;
; 0.350 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.674      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.482 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.805      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.552 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.674      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.784      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.684 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.805      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.725 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.850      ;
; 0.821 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.947      ;
; 0.821 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.947      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.087     ; 1.500      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.503 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.494      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.496      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 1.494      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 1.494      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 1.494      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.094     ; 1.494      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.496      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.496      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.504 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.495      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.497      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.497      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.497      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.497      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.092     ; 1.497      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.093     ; 1.496      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
; 1.505 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.095     ; 1.494      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.389 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.143      ; 0.767      ;
; 0.459 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.159      ; 0.853      ;
; 1.094 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.234      ;
; 1.094 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.234      ;
; 1.094 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.234      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.104 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.128     ; 1.060      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.106 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.061      ;
; 1.115 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.069      ;
; 1.115 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.069      ;
; 1.161 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.115      ;
; 1.161 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.115      ;
; 1.161 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.115      ;
; 1.161 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.130     ; 1.115      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.234      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.126     ; 1.233      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.126     ; 1.233      ;
; 1.275 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.126     ; 1.233      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.327 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.284      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.328 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.285      ;
; 1.418 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.375      ;
; 1.418 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.375      ;
; 1.418 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.375      ;
; 1.418 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.375      ;
; 1.418 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.375      ;
; 2.336 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.494      ;
; 2.336 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.494      ;
; 2.336 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.494      ;
; 2.342 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.505      ;
; 2.342 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.505      ;
; 2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.035     ; 1.494      ;
; 2.345 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.035     ; 1.494      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.498      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.040     ; 1.491      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.040     ; 1.491      ;
; 2.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.040     ; 1.491      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                                            ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.647 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.647 ; mmu:mmu_inst|load_new                                                                                                                                                               ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.728 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.807 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.121      ;
; 0.842 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.134      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.865 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.142      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.880 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.008      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 0.966 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.275      ;
; 1.001 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.296      ;
; 1.023 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 1.317      ;
; 1.024 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 1.304      ;
; 1.024 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 1.304      ;
; 1.024 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 1.304      ;
; 1.024 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 1.304      ;
; 1.046 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.325      ;
; 1.046 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.325      ;
; 1.046 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.325      ;
; 1.046 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.325      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.145 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.272      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.147 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.275      ;
; 1.162 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 1.455      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 1.185 ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 1.463      ;
; 2.062 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.744     ; 1.491      ;
; 2.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.494      ;
; 2.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.494      ;
; 2.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.510      ;
; 2.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.510      ;
; 2.066 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.510      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.749     ; 1.491      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.511      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.511      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.511      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.729     ; 1.511      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.067 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                                                ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.745     ; 1.495      ;
; 2.068 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.752     ; 1.489      ;
; 2.068 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.752     ; 1.489      ;
; 2.068 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.752     ; 1.489      ;
; 2.068 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.752     ; 1.489      ;
; 2.068 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.752     ; 1.489      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.821      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.837      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.864      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.138      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.857      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.867      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
; 1.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.862      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 14.905 ; 15.135       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 14.906 ; 15.136       ; 0.230          ; Low Pulse Width  ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ;
; 14.932 ; 15.162       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ;
; 14.933 ; 15.163       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 14.933 ; 15.163       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ;
; 14.933 ; 15.163       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 14.933 ; 15.163       ; 0.230          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                                                    ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                                                    ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[0]                                                                                                                                             ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0]                                                                                                                                            ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ;
; 14.934 ; 15.150       ; 0.216          ; High Pulse Width ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a16~portb_address_reg0                                                                       ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a46~portb_address_reg0                                                                       ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a68~portb_address_reg0                                                                       ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a8~portb_address_reg0                                                                        ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a14~portb_address_reg0                                                                       ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a6~portb_address_reg0                                                                        ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a52~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a12~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a18~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a22~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a24~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a26~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a2~portb_address_reg0                                                                        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a30~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a34~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a42~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a44~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a50~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a54~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a56~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a58~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a62~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a64~portb_address_reg0                                                                       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a66~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a10~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a20~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a28~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a32~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a38~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a40~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a48~portb_address_reg0                                                                       ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m124:auto_generated|ram_block1a60~portb_address_reg0                                                                       ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[0] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[1] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[2] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[3] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[4] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[5] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qgi:auto_generated|counter_reg_bit[6] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                           ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                          ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 1.175 ; 2.010 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; 1.175 ; 1.993 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; 1.083 ; 1.879 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; 1.174 ; 2.010 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 0.604 ; 1.313 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.342 ; 3.236 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.817 ; 1.187 ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.291 ; 2.820 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.595 ; 3.419 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.329 ; 3.084 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.230 ; 2.995 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.554 ; 3.372 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.380 ; 3.166 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.460 ; 3.231 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.524 ; 3.302 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.224 ; 2.991 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.433 ; 3.258 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.483 ; 3.323 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.595 ; 3.415 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.560 ; 3.397 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.509 ; 3.352 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.389 ; 3.195 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.563 ; 3.404 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.558 ; 3.419 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.446 ; 3.239 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.870 ; -1.656 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; -0.958 ; -1.765 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; -0.870 ; -1.656 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; -0.926 ; -1.734 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.396 ; -1.108 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.823 ; -1.588 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.867  ; 0.401  ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.036  ; -0.414 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.818 ; -2.571 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.924 ; -2.672 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.824 ; -2.575 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.136 ; -2.937 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.968 ; -2.739 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.049 ; -2.813 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.112 ; -2.883 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.818 ; -2.571 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.022 ; -2.829 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.069 ; -2.890 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.181 ; -2.990 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.142 ; -2.961 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.093 ; -2.918 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.980 ; -2.768 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.146 ; -2.969 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.142 ; -2.983 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.031 ; -2.810 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 3.710  ; 3.783  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 3.710  ; 3.783  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.509  ; 3.499  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.459  ; 3.465  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.381  ; 6.820  ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.582  ; 3.789  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.582  ; 3.789  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.617  ; 2.702  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.726  ; 2.813  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.873  ; 2.985  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.466  ; 2.528  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.019  ; 3.141  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.760  ; 2.859  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.746  ; 2.834  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.007  ; 3.142  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.942  ; 3.030  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.828  ; 2.907  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.668  ; 2.742  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.901  ; 3.037  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.204  ; 3.373  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.204  ; 3.373  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.668  ; 2.753  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.720  ; 2.791  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 2.035  ; 2.022  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 3.819  ; 3.603  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 5.020  ; 5.242  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.234  ; 4.379  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.193  ; 4.281  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.349  ; 4.519  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.321  ; 4.417  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.175  ; 4.250  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.870  ; 3.915  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.732  ; 3.789  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.828  ; 5.110  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.193  ; 4.364  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.064  ; 4.210  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.020  ; 5.242  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.082  ; 4.139  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.850  ; 5.095  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.920  ; 4.052  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.457  ; 4.637  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.282  ; 4.463  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.908  ; 3.047  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.908  ; 3.047  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.862  ; 2.949  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.704  ; 2.767  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 2.537  ; 2.580  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 2.775  ; 2.815  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 2.775  ; 2.815  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 5.376  ; 5.316  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.457  ; 2.428  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.261  ; 3.383  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.187  ; 3.268  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.757  ; 3.932  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.393  ; 3.487  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.021  ; 4.227  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.356  ; 3.437  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.376  ; 5.316  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.168  ; 5.062  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.013  ; 3.059  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.168  ; 5.062  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.023  ; 3.095  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.325  ; 3.440  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.153  ; 3.253  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.310  ; 3.410  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.380  ; 3.492  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.282  ; 3.373  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.917  ; 2.968  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.958  ; 3.007  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.958  ; 2.993  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.808  ; 2.830  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.822  ; 2.848  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.852  ; 2.882  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.940  ; 3.007  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.719  ; 2.741  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.872  ; 2.909  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.866  ; 2.902  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.404  ; 3.552  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 3.582  ; 3.650  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 3.582  ; 3.650  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.391  ; 3.383  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.342  ; 3.351  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.198  ; 5.638  ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.148  ; 2.205  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.223  ; 3.419  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.294  ; 2.374  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.399  ; 2.479  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.538  ; 2.644  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.148  ; 2.205  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.679  ; 2.794  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.430  ; 2.523  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.418  ; 2.500  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.669  ; 2.797  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.610  ; 2.691  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.500  ; 2.574  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.347  ; 2.415  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.566  ; 2.695  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.343  ; 2.422  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.856  ; 3.016  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.343  ; 2.422  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.397  ; 2.462  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 1.734  ; 1.720  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 3.508  ; 3.289  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.884  ; 2.974  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.364  ; 3.537  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.329  ; 3.450  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.614  ; 3.812  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.394  ; 3.585  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.243  ; 3.409  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.050  ; 3.174  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.884  ; 2.974  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.006  ; 4.310  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.118  ; 3.261  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.138  ; 3.300  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.166  ; 4.425  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.107  ; 3.242  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.880  ; 4.140  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.000  ; 3.147  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.430  ; 3.620  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.350  ; 3.545  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.530  ; 2.611  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.574  ; 2.704  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.530  ; 2.611  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.381  ; 2.440  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 2.221  ; 2.260  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 2.446  ; 2.482  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 2.446  ; 2.482  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.144  ; 2.114  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.144  ; 2.114  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.914  ; 3.029  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.845  ; 2.921  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.389  ; 3.554  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.043  ; 3.131  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.646  ; 3.841  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.004  ; 3.080  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.004  ; 4.937  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.674  ; 2.716  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.674  ; 2.716  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.805  ; 4.692  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.684  ; 2.751  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.975  ; 3.083  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.809  ; 2.903  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.964  ; 3.058  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.031  ; 3.136  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.937  ; 3.022  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.583  ; 2.629  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.393  ; 2.412  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.623  ; 2.654  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.478  ; 2.498  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.492  ; 2.514  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.521  ; 2.547  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.606  ; 2.667  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.393  ; 2.412  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.540  ; 2.573  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.535  ; 2.567  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.054  ; 3.193  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 3.565 ; 3.491 ; 4.322 ; 4.248 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 3.443 ; 3.369 ; 4.192 ; 4.118 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.614 ; 2.521 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.856 ; 2.763 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.856 ; 2.763 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.264 ; 3.190 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.814 ; 2.749 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.811 ; 2.718 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.614 ; 2.521 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.614 ; 2.521 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.389 ; 3.315 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.961 ; 2.887 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.783 ; 2.709 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.961 ; 2.887 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.961 ; 2.887 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.266 ; 3.192 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.961 ; 2.887 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.961 ; 2.887 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.811 ; 2.718 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.298 ; 2.205 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.530 ; 2.437 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.530 ; 2.437 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.912 ; 2.838 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.486 ; 2.421 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.486 ; 2.393 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.298 ; 2.205 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.298 ; 2.205 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.032 ; 2.958 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.621 ; 2.547 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.450 ; 2.376 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.620 ; 2.546 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.620 ; 2.546 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.913 ; 2.839 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.620 ; 2.546 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.620 ; 2.546 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.486 ; 2.393 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.642     ; 2.735     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.915     ; 3.008     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.915     ; 3.008     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.419     ; 3.493     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.922     ; 2.987     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.872     ; 2.965     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.642     ; 2.735     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.642     ; 2.735     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.559     ; 3.633     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.057     ; 3.131     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.870     ; 2.944     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.062     ; 3.136     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.062     ; 3.136     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.420     ; 3.494     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.062     ; 3.136     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.062     ; 3.136     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.872     ; 2.965     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.321     ; 2.414     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.583     ; 2.676     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.583     ; 2.676     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.058     ; 3.132     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.587     ; 2.652     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.541     ; 2.634     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.321     ; 2.414     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.321     ; 2.414     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.192     ; 3.266     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.710     ; 2.784     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.531     ; 2.605     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.715     ; 2.789     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.715     ; 2.789     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.058     ; 3.132     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.715     ; 2.789     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.715     ; 2.789     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.541     ; 2.634     ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.133 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                   ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -6.213   ; 0.094 ; -4.477   ; 0.350   ; 4.738               ;
;  CLOCK_50                                                               ; -1.517   ; 0.134 ; 7.161    ; 0.350   ; 9.206               ;
;  altera_reserved_tck                                                    ; 44.731   ; 0.186 ; 48.372   ; 0.701   ; 49.295              ;
;  mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.109   ; 0.094 ; -2.052   ; 0.389   ; 4.738               ;
;  mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.213   ; 0.179 ; -4.477   ; 0.647   ; 14.893              ;
; Design-wide TNS                                                         ; -405.45  ; 0.0   ; -361.973 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                               ; -2.898   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -227.181 ; 0.000 ; -3.957   ; 0.000   ; 0.000               ;
;  mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -175.371 ; 0.000 ; -358.016 ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 2.103 ; 2.703 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; 2.070 ; 2.648 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; 1.949 ; 2.518 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; 2.103 ; 2.703 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.090 ; 1.584 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.277 ; 4.807 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.215 ; 2.484 ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 5.874 ; 6.102 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.485 ; 5.082 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.029 ; 4.529 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.848 ; 4.339 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.385 ; 4.944 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.101 ; 4.634 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.245 ; 4.759 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.339 ; 4.888 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.835 ; 4.352 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.162 ; 4.755 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.226 ; 4.864 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.485 ; 5.082 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.407 ; 4.992 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.257 ; 4.895 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.119 ; 4.680 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.411 ; 5.011 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.354 ; 4.978 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.193 ; 4.747 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                   ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; -0.870 ; -1.656 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[9]          ; CLOCK_50            ; -0.958 ; -1.765 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[11]         ; CLOCK_50            ; -0.870 ; -1.656 ; Rise       ; CLOCK_50                                                          ;
;  GPIO_0[15]         ; CLOCK_50            ; -0.926 ; -1.734 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.396 ; -0.998 ; Rise       ; CLOCK_50                                                          ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.823 ; -1.588 ; Rise       ; CLOCK_50                                                          ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.935  ; 0.735  ; Rise       ; altera_reserved_tck                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.036  ; -0.414 ; Rise       ; altera_reserved_tck                                               ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.818 ; -2.571 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -1.924 ; -2.672 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.824 ; -2.575 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.136 ; -2.937 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.968 ; -2.739 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.049 ; -2.813 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.112 ; -2.883 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.818 ; -2.571 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.022 ; -2.829 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.069 ; -2.890 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.181 ; -2.990 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.142 ; -2.961 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.093 ; -2.918 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.980 ; -2.768 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.146 ; -2.969 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.142 ; -2.983 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.031 ; -2.810 ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 6.335  ; 6.337  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 6.335  ; 6.337  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.947  ; 6.008  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.867  ; 5.935  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.963 ; 11.516 ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 6.205  ; 6.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 6.205  ; 6.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.473  ; 4.491  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.720  ; 4.695  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 4.928  ; 4.915  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.199  ; 4.215  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 5.181  ; 5.170  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.743  ; 4.753  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 4.687  ; 4.717  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 5.275  ; 5.232  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 5.140  ; 5.096  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 4.909  ; 4.897  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 4.637  ; 4.618  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 4.956  ; 5.050  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 5.501  ; 5.572  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 5.501  ; 5.572  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 4.608  ; 4.589  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.681  ; 4.670  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 3.494  ; 3.437  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 5.976  ; 5.643  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 8.500  ; 8.529  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.178  ; 7.277  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.200  ; 7.157  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 7.441  ; 7.476  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 7.361  ; 7.338  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 7.077  ; 7.048  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.573  ; 6.543  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.316  ; 6.347  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 8.167  ; 8.357  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 7.224  ; 7.274  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.879  ; 6.967  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 8.500  ; 8.529  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.924  ; 6.888  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 8.203  ; 8.360  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 6.629  ; 6.718  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 7.586  ; 7.670  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 7.264  ; 7.445  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.875  ; 4.963  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.875  ; 4.963  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.870  ; 4.902  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.735  ; 4.690  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 4.391  ; 4.361  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 4.722  ; 4.687  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 4.722  ; 4.687  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 8.722  ; 8.408  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.197  ; 4.159  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.559  ; 5.631  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.429  ; 5.465  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 6.428  ; 6.503  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.825  ; 5.869  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 6.872  ; 7.001  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.808  ; 5.766  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 8.722  ; 8.408  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 8.267  ; 8.025  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.191  ; 5.147  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 8.267  ; 8.025  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.143  ; 5.177  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.643  ; 5.715  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.377  ; 5.428  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.644  ; 5.699  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.737  ; 5.846  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 5.599  ; 5.624  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.982  ; 4.975  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.053  ; 5.027  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.053  ; 5.027  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.842  ; 4.772  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.825  ; 4.783  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.895  ; 4.831  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.938  ; 4.967  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.664  ; 4.632  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.917  ; 4.882  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.889  ; 4.877  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.790  ; 5.913  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50            ; 3.582  ; 3.650  ; Rise       ; CLOCK_50                                                               ;
;  GPIO_0[13]         ; CLOCK_50            ; 3.582  ; 3.650  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.391  ; 3.383  ; Rise       ; CLOCK_50                                                               ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.342  ; 3.351  ; Rise       ; CLOCK_50                                                               ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.198  ; 5.638  ; Fall       ; altera_reserved_tck                                                    ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.148  ; 2.205  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.223  ; 3.419  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.294  ; 2.374  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.399  ; 2.479  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.538  ; 2.644  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.148  ; 2.205  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.679  ; 2.794  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.430  ; 2.523  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.418  ; 2.500  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.669  ; 2.797  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.610  ; 2.691  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.500  ; 2.574  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.347  ; 2.415  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.566  ; 2.695  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.343  ; 2.422  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.856  ; 3.016  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.343  ; 2.422  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.397  ; 2.462  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CKE            ; CLOCK_50            ; 1.734  ; 1.720  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CS_N           ; CLOCK_50            ; 3.508  ; 3.289  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.884  ; 2.974  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.364  ; 3.537  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.329  ; 3.450  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.614  ; 3.812  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.394  ; 3.585  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.243  ; 3.409  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.050  ; 3.174  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.884  ; 2.974  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.006  ; 4.310  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.118  ; 3.261  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.138  ; 3.300  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.166  ; 4.425  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.107  ; 3.242  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.880  ; 4.140  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.000  ; 3.147  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.430  ; 3.620  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.350  ; 3.545  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.530  ; 2.611  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.574  ; 2.704  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.530  ; 2.611  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.381  ; 2.440  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_WE_N           ; CLOCK_50            ; 2.221  ; 2.260  ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ;
; LED[*]              ; CLOCK_50            ; 2.446  ; 2.482  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]             ; CLOCK_50            ; 2.446  ; 2.482  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.144  ; 2.114  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.144  ; 2.114  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.914  ; 3.029  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.845  ; 2.921  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.389  ; 3.554  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.043  ; 3.131  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.646  ; 3.841  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.004  ; 3.080  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.004  ; 4.937  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.674  ; 2.716  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.674  ; 2.716  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.805  ; 4.692  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.684  ; 2.751  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.975  ; 3.083  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.809  ; 2.903  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.964  ; 3.058  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.031  ; 3.136  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.937  ; 3.022  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.583  ; 2.629  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.393  ; 2.412  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.623  ; 2.654  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.478  ; 2.498  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.492  ; 2.514  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.521  ; 2.547  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.606  ; 2.667  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.393  ; 2.412  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.540  ; 2.573  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.535  ; 2.567  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.054  ; 3.193  ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 6.119 ; 5.986 ; 6.613 ; 6.480 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_0[9]  ; GPIO_0[13]  ; 3.443 ; 3.369 ; 4.192 ; 4.118 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                    ; altera_reserved_tck                                                    ; 7414       ; 0        ; 84       ; 0        ;
; CLOCK_50                                                               ; altera_reserved_tck                                                    ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                    ; CLOCK_50                                                               ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; CLOCK_50                                                               ; 22169      ; 0        ; 388      ; 596      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                               ; 0          ; 0        ; 9        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                               ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30051      ; 9        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12880      ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2514       ; 0        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5077       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                    ; altera_reserved_tck                                                    ; 7414       ; 0        ; 84       ; 0        ;
; CLOCK_50                                                               ; altera_reserved_tck                                                    ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                    ; CLOCK_50                                                               ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; CLOCK_50                                                               ; 22169      ; 0        ; 388      ; 596      ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                               ; 0          ; 0        ; 9        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                               ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30051      ; 9        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12880      ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2514       ; 0        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5077       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                            ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                    ; altera_reserved_tck                                                    ; 390        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                    ; CLOCK_50                                                               ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; CLOCK_50                                                               ; 141        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                    ; altera_reserved_tck                                                    ; 390        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                    ; CLOCK_50                                                               ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; CLOCK_50                                                               ; 141        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                               ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                               ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 113   ; 113  ;
; Unconstrained Output Ports      ; 71    ; 71   ;
; Unconstrained Output Port Paths ; 120   ; 120  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Feb 21 16:23:30 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~1 is being clocked by reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.213            -175.371 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.109            -227.181 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.517              -2.898 CLOCK_50 
    Info (332119):    44.731               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.220               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.284               0.000 CLOCK_50 
    Info (332119):     0.329               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.477            -358.016 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.052              -3.957 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.161               0.000 CLOCK_50 
    Info (332119):    48.372               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.683               0.000 CLOCK_50 
    Info (332119):     0.789               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.173               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.259               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.740               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.901               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.821 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~1 is being clocked by reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.473            -152.443 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.557            -203.385 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.323              -2.478 CLOCK_50 
    Info (332119):    45.339               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.218               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.288               0.000 CLOCK_50 
    Info (332119):     0.291               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -3.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.954            -313.015 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.799              -3.476 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.474               0.000 CLOCK_50 
    Info (332119):    48.601               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.630               0.000 CLOCK_50 
    Info (332119):     0.687               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.053               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.136               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.738               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.893               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.441               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.361 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~1 is being clocked by reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.276             -89.751 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.833            -126.409 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.770              -1.451 CLOCK_50 
    Info (332119):    47.197               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.094               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.134               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -2.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.449            -194.859 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.143              -2.198 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.696               0.000 CLOCK_50 
    Info (332119):    49.366               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 CLOCK_50 
    Info (332119):     0.389               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.647               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.701               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.905               0.000 mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.295               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.133 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1007 megabytes
    Info: Processing ended: Tue Feb 21 16:23:36 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


