
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE\STM3210E-EVAL_XL\main.o:     file format elf32-littlearm
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE\STM3210E-EVAL_XL\main.o

Disassembly of section .text.NVIC_EnableIRQ:

00000000 <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1504
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   0:	0941      	lsrs	r1, r0, #5
   2:	2301      	movs	r3, #1
   4:	f000 001f 	and.w	r0, r0, #31	; 0x1f
   8:	4083      	lsls	r3, r0
   a:	4a02      	ldr	r2, [pc, #8]	(14 <NVIC_EnableIRQ+0x14>)
   c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1505
}
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
  14:	e000e100 	.word	0xe000e100
Disassembly of section .text.NVIC_SetPriority:

00000000 <NVIC_SetPriority>:
NVIC_SetPriority():
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1588
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   0:	2800      	cmp	r0, #0
   2:	ea4f 1101 	mov.w	r1, r1, lsl #4
   6:	da06      	bge.n	16 <NVIC_SetPriority+0x16>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1589
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
   8:	4a06      	ldr	r2, [pc, #24]	(24 <NVIC_SetPriority+0x24>)
   a:	f000 030f 	and.w	r3, r0, #15	; 0xf
   e:	b2c9      	uxtb	r1, r1
  10:	189a      	adds	r2, r3, r2
  12:	7611      	strb	r1, [r2, #24]
  14:	e004      	b.n	20 <NVIC_SetPriority+0x20>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1591
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  16:	4b04      	ldr	r3, [pc, #16]	(28 <NVIC_SetPriority+0x28>)
  18:	b2ca      	uxtb	r2, r1
  1a:	18c3      	adds	r3, r0, r3
  1c:	f883 2300 	strb.w	r2, [r3, #768]
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\RIDE/..\..\..\Libraries\CMSIS\CM3\CoreSupport/core_cm3.h:1592
}
  20:	4770      	bx	lr
  22:	46c0      	nop			(mov r8, r8)
  24:	e000ecfc 	.word	0xe000ecfc
  28:	e000e100 	.word	0xe000e100
Disassembly of section .text.NVIC_Configuration:

00000000 <NVIC_Configuration>:
NVIC_Configuration():
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:92
  * @brief  Configures NVIC and Vector Table base location.
  * @param  None
  * @retval : None
  */
void NVIC_Configuration(void)
{
   0:	b510      	push	{r4, lr}
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:95

    /* 1 bit for pre-emption priority, 3 bits for subpriority */
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
   2:	f44f 7040 	mov.w	r0, #768	; 0x300
   6:	f7ff fffe 	bl	0 <NVIC_PriorityGroupConfig>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:97

    NVIC_SetPriority(I2C1_EV_IRQn, 0x00); 
   a:	2100      	movs	r1, #0
   c:	201f      	movs	r0, #31
   e:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:98
    NVIC_EnableIRQ(I2C1_EV_IRQn);
  12:	201f      	movs	r0, #31
  14:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:100

    NVIC_SetPriority(I2C1_ER_IRQn, 0x01); 
  18:	2101      	movs	r1, #1
  1a:	2020      	movs	r0, #32
  1c:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:101
    NVIC_EnableIRQ(I2C1_ER_IRQn);
  20:	2020      	movs	r0, #32
  22:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:104
    
    
    NVIC_SetPriority(I2C2_EV_IRQn, 0x00);
  26:	2100      	movs	r1, #0
  28:	2021      	movs	r0, #33
  2a:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:105
    NVIC_EnableIRQ(I2C2_EV_IRQn);
  2e:	2021      	movs	r0, #33
  30:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:107

    NVIC_SetPriority(I2C2_ER_IRQn, 0x01); 
  34:	2022      	movs	r0, #34
  36:	2101      	movs	r1, #1
  38:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:108
    NVIC_EnableIRQ(I2C2_ER_IRQn);
  3c:	2022      	movs	r0, #34
  3e:	f7ff fffe 	bl	0 <NVIC_Configuration>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:110
 
}
  42:	bd10      	pop	{r4, pc}
Disassembly of section .text.main:

00000000 <main>:
main():
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:59
  * @param  None
  * @retval : None
  */
int main(void)

{
   0:	b513      	push	{r0, r1, r4, lr}
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:62
    
      
    NVIC_Configuration();
   2:	f7ff fffe 	bl	0 <main>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:63
    I2C_LowLevel_Init(I2C2);
   6:	480b      	ldr	r0, [pc, #44]	(30 <I2C_LowLevel_Init+0x30>)
   8:	f7ff fffe 	bl	0 <I2C_LowLevel_Init>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:64
    I2C_LowLevel_Init(I2C1);
   c:	480a      	ldr	r0, [pc, #40]	(2c <I2C_LowLevel_Init+0x2c>)
   e:	f7ff fffe 	bl	0 <I2C_LowLevel_Init>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:69
  
/* Use I2C1 as Master which is communicating with I2C1 of another STM32F10x device */
while(1)
 {
     I2C_Master_BufferWrite(I2C1, Buffer_Tx1,120,Interrupt, 0x28);
  12:	2428      	movs	r4, #40
  14:	2278      	movs	r2, #120
  16:	2301      	movs	r3, #1
  18:	4908      	ldr	r1, [pc, #32]	(3c <main+0x3c>)
  1a:	4807      	ldr	r0, [pc, #28]	(38 <main+0x38>)
  1c:	9400      	str	r4, [sp, #0]
  1e:	f7ff fffe 	bl	0 <I2C_Master_BufferWrite>
C:\AN2824_CHM\STM32F10x_AN2824_FW_V4.0.0\Project\OptimizedI2Cexamples\src/main.c:70
     I2C_Master_BufferRead(I2C1,Buffer_Rx1,120,Polling, 0x28);
  22:	4907      	ldr	r1, [pc, #28]	(40 <main+0x40>)
  24:	2278      	movs	r2, #120
  26:	2300      	movs	r3, #0
  28:	4803      	ldr	r0, [pc, #12]	(38 <main+0x38>)
  2a:	9400      	str	r4, [sp, #0]
  2c:	f7ff fffe 	bl	0 <I2C_Master_BufferRead>
  30:	e7ef      	b.n	12 <main+0x12>
  32:	46c0      	nop			(mov r8, r8)
  34:	40005800 	.word	0x40005800
  38:	40005400 	.word	0x40005400
	...
