// Seed: 3631067400
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3;
  assign module_1.id_8 = 0;
  wire id_4, id_5;
  parameter id_6 = 1 - 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output wand  id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  uwire id_6,
    output tri0  id_7,
    input  tri   id_8
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd28
) (
    output wor id_0,
    input uwire id_1,
    input supply1 _id_2,
    output wor _id_3,
    input supply0 id_4,
    input tri0 id_5
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = -1;
  assign id_3 = id_5;
  logic [-1 : id_2  ==  id_3] id_7;
endmodule
