============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:20 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g215__1881/A2                                                         +0     500   
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.9   40   +48     548 R 
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548   
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +58     606 R 
  g421__4319/B                                                        +0     606   
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     666 R 
  g420__6260/B                                                        +0     666   
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     734 R 
  g419__5107/A1                                                       +0     734   
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     807 R 
  g413__1666/B                                                        +0     807   
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     868 R 
  g407__9945/B                                                        +0     868   
  g407__9945/CO          HA1D0BWP16P90(timing)         1  1.7   30   +58     926 R 
  g406__9315/A1                                                       +0     926   
  g406__9315/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +75    1001 F 
  g403__4733/A1                                                       +0    1001   
  g403__4733/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70    1071 R 
  g425__3680/A2                                                       +0    1071   
  g425__3680/ZN          XNR2D0BWP16P90(timing)        1  1.2   24   +70    1140 F 
  g424__5526/A1                                                       +0    1140   
  g424__5526/ZN          NR4D0BWP16P90(timing)         1  1.3   78   +59    1199 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1199   
  wfull_reg/CP           setup                                   0   +70    1269 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     731ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

