cocci_test_suite() {
	u32 (*cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 963 */)(struct sst_hsw_stream *stream,
									   void *data);
	struct sst_hsw_ipc_volume_req cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 911 */;
	u32 *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 895 */;
	struct sst_hsw_ipc_volume_req *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 845 */;
	struct sst_hsw_ipc_fw_version *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 812 */;
	unsigned long cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 766 */;
	struct sst_generic_ipc *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 764 */;
	struct sst_dsp *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 762 */;
	irqreturn_t cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 760 */;
	void *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 760 */;
	struct sst_hsw_log_stream *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 689 */;
	struct ipc_message *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 544 */;
	struct sst_hsw_ipc_stream_get_position *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 471 */;
	struct sst_hsw_ipc_stream_glitch_position *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 470 */;
	struct sst_hsw_stream cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 469 */;
	struct work_struct *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 466 */;
	char *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 429 */[5];
	u8 cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 428 */[IPC_MAX_MAILBOX_BYTES - 5 * sizeof(u32)];
	struct sst_hsw_ipc_fw_ready cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 426 */;
	void cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 424 */;
	int cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 412 */;
	struct sst_hsw_stream *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 411 */;
	struct sst_hsw *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 411 */;
	u32 cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 359 */;
	enum sst_hsw_channel_config cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 359 */;
	struct sst_hsw {
		struct device *dev;
		struct sst_dsp *dsp;
		struct platform_device *pdev_pcm;
		struct sst_hsw_ipc_fw_ready fw_ready;
		struct sst_hsw_ipc_fw_version version;
		bool fw_done;
		struct sst_fw *sst_fw;
		struct list_head stream_list;
		struct sst_hsw_ipc_stream_info_reply mixer_info;
		enum sst_hsw_volume_curve curve_type;
		u32 curve_duration;
		u32 mute[SST_HSW_NO_CHANNELS];
		u32 mute_volume[SST_HSW_NO_CHANNELS];
		struct sst_hsw_ipc_dx_reply dx;
		void *dx_context;
		dma_addr_t dx_context_paddr;
		enum sst_hsw_device_id dx_dev;
		enum sst_hsw_device_mclk dx_mclk;
		enum sst_hsw_device_mode dx_mode;
		u32 dx_clock_divider;
		wait_queue_head_t boot_wait;
		bool boot_complete;
		bool shutdown;
		struct sst_generic_ipc ipc;
		struct sst_hsw_log_stream log_stream;
		u32 enabled_modules_rtd3;
		u32 param_idx_w;
		u32 param_idx_r;
		u8 param_buf[WAVES_PARAM_LINES][WAVES_PARAM_COUNT];
	} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 270 */;
	struct sst_hsw_log_stream {
		dma_addr_t dma_addr;
		unsigned char *dma_area;
		unsigned char *ring_descr;
		int pages;
		int size;
		struct work_struct notify_work;
		wait_queue_head_t readers_wait_q;
		struct mutex rw_mutex;
		u32 last_pos;
		u32 curr_pos;
		u32 reader_pos;
		u32 config[SST_HSW_FW_LOG_CONFIG_DWORDS];
		struct sst_hsw *hsw;
	} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 247 */;
	struct sst_pdata *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2211 */;
	struct device *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2211 */;
	struct sst_hsw_ipc_fw_version cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2100 */;
	u64 cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2092 */;
	bool cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2090 */;
	u64 *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2081 */;
	struct sst_hsw_stream {
		struct sst_hsw_ipc_stream_alloc_req request;
		struct sst_hsw_ipc_stream_alloc_reply reply;
		struct sst_hsw_ipc_stream_free_req free_req;
		u32 mute_volume[SST_HSW_NO_CHANNELS];
		u32 mute[SST_HSW_NO_CHANNELS];
		struct sst_hsw *hsw;
		int host_id;
		bool commited;
		bool running;
		struct work_struct notify_work;
		u32 header;
		struct sst_hsw_ipc_stream_set_position wpos;
		struct sst_hsw_ipc_stream_get_position rpos;
		struct sst_hsw_ipc_stream_glitch_position glitch;
		struct sst_hsw_ipc_volume_req vol_req;
		u32 (*notify_position)(struct sst_hsw_stream *stream,
				       void *data);
		void *pdata;
		snd_pcm_uframes_t old_position;
		bool play_silence;
		struct list_head node;
	} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 208 */;
	size_t cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2076 */;
	char *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2075 */;
	const char *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2060 */;
	struct sst_hsw cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 205 */;
	struct sst_dsp_device cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2048 */;
	struct sst_hsw_transfer_list cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2012 */;
	struct sst_hsw_transfer_parameter cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2011 */;
	struct sst_hsw_transfer_parameter *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 2001 */;
	struct sst_hsw_ipc_fw_ready {
		u32 inbox_offset;
		u32 outbox_offset;
		u32 inbox_size;
		u32 outbox_size;
		u32 fw_info_size;
		u8 fw_info[IPC_MAX_MAILBOX_BYTES - 5 * sizeof(u32)];
	}__attribute__((packed)) cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 195 */;
	struct sst_module_runtime *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1894 */;
	struct sst_hsw_ipc_module_config cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1892 */;
	enum ipc_debug_operation{IPC_DEBUG_ENABLE_LOG=0, IPC_DEBUG_DISABLE_LOG=1, IPC_DEBUG_REQUEST_LOG_DUMP=2, IPC_DEBUG_NOTIFY_LOG_DUMP=3, IPC_DEBUG_MAX_DEBUG_LOG,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 186 */;
	const struct firmware *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1836 */;
	u8 cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1792 */;
	u8 *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1790 */;
	enum ipc_glitch_type{IPC_GLITCH_UNDERRUN=1, IPC_GLITCH_DECODER_ERROR, IPC_GLITCH_DOUBLED_WRITE_POS, IPC_GLITCH_MAX,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 178 */;
	enum ipc_stg_operation_notify{IPC_POSITION_CHANGED=0, IPC_STG_GLITCH, IPC_STG_MAX_NOTIFY,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 172 */;
	enum sst_hsw_module_id cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1719 */;
	struct sst_module *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1718 */;
	enum ipc_stg_operation{IPC_STG_GET_VOLUME=0, IPC_STG_SET_VOLUME, IPC_STG_SET_WRITE_POSITION, IPC_STG_SET_FX_ENABLE, IPC_STG_SET_FX_DISABLE, IPC_STG_SET_FX_GET_PARAM, IPC_STG_SET_FX_SET_PARAM, IPC_STG_SET_FX_GET_INFO, IPC_STG_MUTE_LOOPBACK, IPC_STG_MAX_MESSAGE,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 158 */;
	struct sst_fw *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1577 */;
	enum ipc_str_operation{IPC_STR_RESET=0, IPC_STR_PAUSE=1, IPC_STR_RESUME=2, IPC_STR_STAGE_MESSAGE=3, IPC_STR_NOTIFICATION=4, IPC_STR_MAX_MESSAGE,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 148 */;
	enum sst_hsw_dx_state cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1416 */;
	struct sst_hsw_ipc_dx_reply *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1416 */;
	struct sst_hsw_ipc_device_config_req cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1386 */;
	struct sst_ipc_message cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1385 */;
	enum sst_hsw_device_mode cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1383 */;
	enum sst_hsw_device_mclk cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1382 */;
	enum sst_hsw_device_id cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1382 */;
	enum ipc_module_operation{IPC_MODULE_NOTIFICATION=0, IPC_MODULE_ENABLE=1, IPC_MODULE_DISABLE=2, IPC_MODULE_GET_PARAMETER=3, IPC_MODULE_SET_PARAMETER=4, IPC_MODULE_GET_INFO=5, IPC_MODULE_MAX_MESSAGE,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 137 */;
	enum ipc_glb_reply{IPC_GLB_REPLY_SUCCESS=0, IPC_GLB_REPLY_ERROR_INVALID_PARAM=1, IPC_GLB_REPLY_UNKNOWN_MESSAGE_TYPE=2, IPC_GLB_REPLY_OUT_OF_RESOURCES=3, IPC_GLB_REPLY_BUSY=4, IPC_GLB_REPLY_PENDING=5, IPC_GLB_REPLY_FAILURE=6, IPC_GLB_REPLY_INVALID_REQUEST=7, IPC_GLB_REPLY_STAGE_UNINITIALIZED=8, IPC_GLB_REPLY_NOT_FOUND=9, IPC_GLB_REPLY_SOURCE_NOT_STARTED=10,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 123 */;
	snd_pcm_uframes_t cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1217 */;
	struct sst_hsw_module_map *cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1148 */;
	enum sst_hsw_stream_format cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1109 */;
	enum sst_hsw_stream_type cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1108 */;
	enum sst_hsw_stream_path_id cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1107 */;
	enum sst_hsw_interleaving cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1082 */;
	enum sst_hsw_bitdepth cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 1032 */;
	enum ipc_glb_type{IPC_GLB_GET_FW_VERSION=0, IPC_GLB_PERFORMANCE_MONITOR=1, IPC_GLB_ALLOCATE_STREAM=3, IPC_GLB_FREE_STREAM=4, IPC_GLB_GET_FW_CAPABILITIES=5, IPC_GLB_STREAM_MESSAGE=6, IPC_GLB_REQUEST_DUMP=7, IPC_GLB_RESTORE_CONTEXT=8, IPC_GLB_GET_DEVICE_FORMATS=9, IPC_GLB_SET_DEVICE_FORMATS=10, IPC_GLB_SHORT_REPLY=11, IPC_GLB_ENTER_DX_STATE=12, IPC_GLB_GET_MIXER_STREAM_INFO=13, IPC_GLB_DEBUG_LOG_MESSAGE=14, IPC_GLB_MODULE_OPERATION=15, IPC_GLB_REQUEST_TRANSFER=16, IPC_GLB_MAX_IPC_MESSAGE_TYPE=17,} cocci_id/* sound/soc/intel/haswell/sst-haswell-ipc.c 101 */;
}
