[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"driver_for_unloaded_hier_pins":"Z",
"has_resized_timing_model":"false",
"hdl_array_naming_style":"%s[%d]",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_latch_keep_feedback":"false",
"hdl_max_loop_limit":"8192",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"init_hdl_search_path":".",
"hdl_unconnected_input_port_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_vhdl_preferred_architecture":"",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"/vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef",
"init_lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lib_search_path":". /vol/cadence2018/GENUS181/tools.lnx86/lib/tech",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_seqs_name_concat_string":"_MB_",
"optimize_seq_x_to":"0",
"program_version":"18.14-s037_1",
"ungroup_separator":"_",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_cg_declone_hier_compare":"true",
"wlec_cut_point":"none",
"wlec_g1_has_iso_inserted":"false",
"wlec_hier_comp_threshold":"50",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_ncprotect_keydb":"true",
"wlec_one_hot_mux":"false",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_top":"",
"wlec_set_cdn_synth_root":"false",
"wlec_uniquify":"true",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_write_cpf_lp_ec_flow":"true",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"hdl_convert_onebit_vector_to_scalar":"false",
"write_vlog_no_negative_index":"false",
"wlec_auto_analyze":"true",
"wlec_checkpoint":"",
"wlec_compare_threads":"4",
"wlec_ignore_ovf":"false",
"wlec_parallel_threads":"4",
"use_abstract_models":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"write_vlog_empty_module_for_black_box":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"true",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_link_from_any_lib":"true",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_value":"0",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_zero_replicate_is_null":"true",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"wlec_composite_compare":"true",
"wlec_dft_constraint_file":"",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_merge_flops":"true",
"optimize_constant_latches":"true",
"optimize_merge_latches":"true",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"object":"/",
"type":"root"},

{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {../mux_n.v ../not_gate_n.v ../not_gate.v ../and_gate.v ../or_gate_32.v ../or_gate.v ../dec_n.v ../dffr.v ../xnor_gate.v ../dff.v ../mux_32.v ../xor_gate.v ../mux.v ../alu_32.v ../EX_stage.v ../ALUctrl.v ../Extender.v ../alu_msb.v ../forwarding_ex.v ../srl.v ../alu_unit.v ../full_alu.v ../and_6.v ../ID_stage.v ../ifecth.v ../Control_signal.v ../IF_stage.v ../PC.v ../WB_stage.v ../readReg.v ../write32.v ../Mem_stage.v ../RegisterFiles.v ../writeReg.v ../sll.v ../CPU.v} {} {}}",
"hdl_parameters":"{file_name 168'h646174612f756e7369676e65645f73756d2e646174 0}",
"hdl_user_name":"CPU",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"seq_reason_deleted":"{cpu_ex/reg_carryout/q_reg unloaded} {cpu_ex/reg_Set/q_reg unloaded}",
"state":"mapped",
"obsolete_state":"mapped",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU",
"type":"design"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_mem",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/Mem_stage_mem_file168h646174612f756e7369676e65645f73756d2e646174",
"type":"subdesign"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_if0_instr_read",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/ifetch_inst_name168h646174612f756e7369676e65645f73756d2e646174",
"type":"subdesign"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_if0_instr_read/instances_hier/s_ifetch",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/sram_mem_filex646174612f756e7369676e65645f73756d2e646174",
"type":"subdesign"},

{"logical_hier":"true",
"instances":"/designs/CPU/instances_hier/cpu_mem/instances_hier/cpu_scm",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/CPU/subdesigns/syncram_mem_filex646174612f756e7369676e65645f73756d2e646174",
"type":"subdesign"},

{"boundary_change":"constant 1 propagated",
"object":"/designs/CPU/instances_hier/cpu_mem/pins_in/cs",
"type":"pin"},

{"boundary_change":"constant 1 propagated",
"object":"/designs/CPU/instances_hier/cpu_mem/pins_in/oe",
"type":"pin"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[0].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[1].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[2].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[13].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[3].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[4].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[5].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[6].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[7].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[8].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[9].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[24].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[10].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[11].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[12].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[20].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/reg_Branch_mem0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[25].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[15].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[16].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[17].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[18].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[19].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[21].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[22].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[23].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[14].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[26].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[27].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[28].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[29].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[30].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk2[31].reg32_result_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/reg_Branch_mem2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/reg_Branch_mem1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/reg_RegWrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[9].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[2].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[3].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk3[4].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[4].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[5].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[6].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[7].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[8].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[1].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[10].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[28].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[11].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[12].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[14].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[24].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[15].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[16].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[17].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[0].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[19].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[20].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[21].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[22].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[23].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[25].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[26].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[27].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[18].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[30].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[31].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk3[0].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk3[1].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk3[2].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk3[3].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[13].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/genblk1[29].reg32_Mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_hier/cpu_mem/instances_seq/reg_MemtoReg_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_c0_reg_Branch2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_c0_reg_Branch3_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_forwarding_ex_reg_branch_mem_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[0].reg_opcode0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[0].reg_opcode2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[1].reg_opcode0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[1].reg_opcode2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[2].reg_opcode0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[2].reg_opcode2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[3].reg_opcode0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[3].reg_opcode2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[4].reg_opcode0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[4].reg_opcode2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_Branch_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_Overflow_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_Zero_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_lw_stall_delay_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_lw_stall_ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_opcode3_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_opcode4_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_reg_lw_stall_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[0].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[1].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[2].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[3].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[4].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[5].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[6].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[7].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[8].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[9].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[10].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[11].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[12].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[13].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[14].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[15].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[16].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[17].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[18].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[19].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[20].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[21].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[22].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[23].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[24].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[25].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[26].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[27].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[28].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[29].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[30].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[31].reg_PC_delay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay7_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay6_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay5_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay4_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_PC_initdelay1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_c0_reg_Branch1_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[0].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[1].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[2].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[3].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[4].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[5].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[6].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[7].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[8].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[9].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[10].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[11].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[12].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[13].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[14].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[15].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[16].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[17].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[18].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[19].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[20].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[21].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[22].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[23].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[24].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[25].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[26].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[27].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[28].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[29].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[30].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[31].reg32_Ex_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[0].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[1].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[2].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[3].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[4].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[5].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[6].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[7].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[8].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[9].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[10].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[11].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[12].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[13].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[14].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[15].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[16].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[17].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[18].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[19].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[20].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[21].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[22].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[23].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[24].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[25].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[26].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[27].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[28].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[29].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[30].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[31].dff_0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww1_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww2_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww3_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww4_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww5_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww6_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww7_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww8_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww9_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww10_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww11_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww12_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww13_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww14_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww15_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww16_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww17_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww18_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww19_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww20_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww21_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww22_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww23_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww24_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww25_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww26_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww27_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww28_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww29_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww30_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[0].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[1].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[2].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[3].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[4].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[5].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[6].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[7].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[8].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[9].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[10].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[11].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[12].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[13].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[14].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[15].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[16].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[17].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[18].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[19].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[20].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[21].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[22].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[23].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[24].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[25].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[26].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[27].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[28].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[29].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[30].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_rf_wR0_ww31_genblk1[31].dff_w_32_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[0].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[1].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[2].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[3].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[4].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[5].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[6].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[7].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[8].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[9].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[10].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[11].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[12].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[13].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[14].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[15].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[16].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[17].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[18].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[19].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[20].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[21].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[22].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[23].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[24].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[25].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[26].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[27].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[28].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[29].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[30].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk1[31].reg32_mem_data_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[0].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[1].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[2].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[3].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk2[4].reg_towrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[0].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[1].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[2].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[3].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[4].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[5].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[6].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[7].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[8].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[9].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[10].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[11].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[12].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[13].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[14].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_genblk3[15].reg_immed_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_MemWrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_MemtoReg_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_ex_reg_RegWrite_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[0].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[1].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[2].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[3].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[4].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[5].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[6].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[7].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[8].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[9].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[10].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[11].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[12].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[13].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[14].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[15].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[16].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[17].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[18].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[19].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[20].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[21].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[22].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[23].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[24].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[25].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[26].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[27].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[28].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[29].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[30].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_id_genblk1[31].reg32_instr_id_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[0].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[1].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[2].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[3].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[4].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[5].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[6].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[7].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[8].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[9].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[10].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[11].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[12].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[13].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[14].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[15].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[16].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[17].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[18].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[19].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[20].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[21].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[22].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[23].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[24].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[25].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[26].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[27].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[28].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[29].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[30].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_if0_genblk1[31].reg32_if_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[0].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[0].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[1].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[1].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[2].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[2].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[3].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[3].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[4].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[4].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[5].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[5].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[6].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[6].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[7].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[7].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[8].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[8].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[9].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[9].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[10].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[10].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[11].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[11].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[12].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[12].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[13].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[13].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[14].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[14].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[15].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[15].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[16].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[16].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[17].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[17].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[18].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[18].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[19].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[19].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[20].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[20].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[21].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[21].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[22].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[22].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[23].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[23].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[24].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[24].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[25].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[25].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[26].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[26].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[27].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[27].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[28].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[28].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[29].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[29].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[30].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[30].reg_PC_delay2_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[31].reg_PC_delay0_q_reg",
"type":"instance"},

{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/CPU/instances_seq/cpu_pc_genblk1[31].reg_PC_delay2_q_reg",
"type":"instance"},

{"index": "1", 
 "date": "Sat Jan 30 21:06:25 CST 2021",
 "seconds": 1612062385.4678888,
 "netlist": "fv/CPU/fv_map.v.gz", 
 "design_name": "CPU", 
 "synth_workdir": "/home/jts6813/362/dlxcapstone/final_pipeline/final_pipeline/lib/synthesis", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 0.7610469999999999 
 }
]
