
swn-340 projjj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009a0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b28  08000b30  00010b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b28  08000b28  00010b30  2**0
                  CONTENTS
  4 .ARM          00000000  08000b28  08000b28  00010b30  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b28  08000b30  00010b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b28  08000b28  00010b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b2c  08000b2c  00010b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08000b30  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000b30  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010b30  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010b60  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002193  00000000  00000000  00010ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000096a  00000000  00000000  00012d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001f0  00000000  00000000  000136a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000014b  00000000  00000000  00013890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c0c  00000000  00000000  000139db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000044b8  00000000  00000000  000395e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4c01  00000000  00000000  0003da9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000050c  00000000  00000000  001326a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00132bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b10 	.word	0x08000b10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b10 	.word	0x08000b10

080001c8 <SysTick_Handler>:
void Error_Handler () {
	// Add error handler here if desired
}

// Systic interrupt handler
void SysTick_Handler() {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	static uint32_t counter = 0; // that counts up to 1000
	counter++;
 80001cc:	4b0a      	ldr	r3, [pc, #40]	; (80001f8 <SysTick_Handler+0x30>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	3301      	adds	r3, #1
 80001d2:	4a09      	ldr	r2, [pc, #36]	; (80001f8 <SysTick_Handler+0x30>)
 80001d4:	6013      	str	r3, [r2, #0]
	if (counter == 1000) {
 80001d6:	4b08      	ldr	r3, [pc, #32]	; (80001f8 <SysTick_Handler+0x30>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001de:	d105      	bne.n	80001ec <SysTick_Handler+0x24>
		one_second_elapsed = TRUE;
 80001e0:	4b06      	ldr	r3, [pc, #24]	; (80001fc <SysTick_Handler+0x34>)
 80001e2:	2201      	movs	r2, #1
 80001e4:	701a      	strb	r2, [r3, #0]
		counter = 0;
 80001e6:	4b04      	ldr	r3, [pc, #16]	; (80001f8 <SysTick_Handler+0x30>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
	}
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	20000020 	.word	0x20000020
 80001fc:	2000001c 	.word	0x2000001c

08000200 <GPIO_Init>:

/*----------------------------------------------------------------------------*/
/* Configure GPIO                                                             */
/*----------------------------------------------------------------------------*/
void GPIO_Init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b08a      	sub	sp, #40	; 0x28
 8000204:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000206:	f107 0314 	add.w	r3, r7, #20
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
 800020e:	605a      	str	r2, [r3, #4]
 8000210:	609a      	str	r2, [r3, #8]
 8000212:	60da      	str	r2, [r3, #12]
 8000214:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000216:	4b28      	ldr	r3, [pc, #160]	; (80002b8 <GPIO_Init+0xb8>)
 8000218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800021a:	4a27      	ldr	r2, [pc, #156]	; (80002b8 <GPIO_Init+0xb8>)
 800021c:	f043 0304 	orr.w	r3, r3, #4
 8000220:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000222:	4b25      	ldr	r3, [pc, #148]	; (80002b8 <GPIO_Init+0xb8>)
 8000224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000226:	f003 0304 	and.w	r3, r3, #4
 800022a:	613b      	str	r3, [r7, #16]
 800022c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800022e:	4b22      	ldr	r3, [pc, #136]	; (80002b8 <GPIO_Init+0xb8>)
 8000230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000232:	4a21      	ldr	r2, [pc, #132]	; (80002b8 <GPIO_Init+0xb8>)
 8000234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800023a:	4b1f      	ldr	r3, [pc, #124]	; (80002b8 <GPIO_Init+0xb8>)
 800023c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800023e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000242:	60fb      	str	r3, [r7, #12]
 8000244:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000246:	4b1c      	ldr	r3, [pc, #112]	; (80002b8 <GPIO_Init+0xb8>)
 8000248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800024a:	4a1b      	ldr	r2, [pc, #108]	; (80002b8 <GPIO_Init+0xb8>)
 800024c:	f043 0301 	orr.w	r3, r3, #1
 8000250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000252:	4b19      	ldr	r3, [pc, #100]	; (80002b8 <GPIO_Init+0xb8>)
 8000254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000256:	f003 0301 	and.w	r3, r3, #1
 800025a:	60bb      	str	r3, [r7, #8]
 800025c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800025e:	4b16      	ldr	r3, [pc, #88]	; (80002b8 <GPIO_Init+0xb8>)
 8000260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000262:	4a15      	ldr	r2, [pc, #84]	; (80002b8 <GPIO_Init+0xb8>)
 8000264:	f043 0302 	orr.w	r3, r3, #2
 8000268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800026a:	4b13      	ldr	r3, [pc, #76]	; (80002b8 <GPIO_Init+0xb8>)
 800026c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026e:	f003 0302 	and.w	r3, r3, #2
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000276:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800027a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800027c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000280:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000282:	2300      	movs	r3, #0
 8000284:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000286:	f107 0314 	add.w	r3, r7, #20
 800028a:	4619      	mov	r1, r3
 800028c:	480b      	ldr	r0, [pc, #44]	; (80002bc <GPIO_Init+0xbc>)
 800028e:	f000 fa71 	bl	8000774 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = S1_Pin;
 8000292:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000296:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000298:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800029c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800029e:	2302      	movs	r3, #2
 80002a0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(S1_GPIO_Port, &GPIO_InitStruct);
 80002a2:	f107 0314 	add.w	r3, r7, #20
 80002a6:	4619      	mov	r1, r3
 80002a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002ac:	f000 fa62 	bl	8000774 <HAL_GPIO_Init>


	/* EXTI9_5_IRQn interrupt init*/
	// Note you will have to add EXTI9_15_IRQn Interrupt handler function as well
	// This is the interrupt handler for the external buttons (S1)
}
 80002b0:	bf00      	nop
 80002b2:	3728      	adds	r7, #40	; 0x28
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	40021000 	.word	0x40021000
 80002bc:	48000800 	.word	0x48000800

080002c0 <LED_On>:
}

//******************************************************************************************
// Turn pin On
//******************************************************************************************
void LED_On(uint8_t pin){
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	71fb      	strb	r3, [r7, #7]
	GPIOA->ODR |= (1UL<<pin);
 80002ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002ce:	695a      	ldr	r2, [r3, #20]
 80002d0:	79fb      	ldrb	r3, [r7, #7]
 80002d2:	2101      	movs	r1, #1
 80002d4:	fa01 f303 	lsl.w	r3, r1, r3
 80002d8:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80002dc:	4313      	orrs	r3, r2
 80002de:	614b      	str	r3, [r1, #20]
}
 80002e0:	bf00      	nop
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr

080002ec <System_Clock_Init>:
#include "SysClock.h"

//******************************************************************************************
// Switch the PLL source from MSI to HSI, and select the PLL as SYSCLK source.
//******************************************************************************************
void System_Clock_Init(void){
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
	uint32_t HSITrim;

	// To correctly read data from FLASH memory, the number of wait states (LATENCY)
  // must be correctly programmed according to the frequency of the CPU clock
  // (HCLK) and the supply voltage of the device.		
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80002f2:	4b6b      	ldr	r3, [pc, #428]	; (80004a0 <System_Clock_Init+0x1b4>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a6a      	ldr	r2, [pc, #424]	; (80004a0 <System_Clock_Init+0x1b4>)
 80002f8:	f023 0307 	bic.w	r3, r3, #7
 80002fc:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=  FLASH_ACR_LATENCY_2WS;
 80002fe:	4b68      	ldr	r3, [pc, #416]	; (80004a0 <System_Clock_Init+0x1b4>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a67      	ldr	r2, [pc, #412]	; (80004a0 <System_Clock_Init+0x1b4>)
 8000304:	f043 0302 	orr.w	r3, r3, #2
 8000308:	6013      	str	r3, [r2, #0]
		
	// Enable the Internal High Speed oscillator (HSI
	RCC->CR |= RCC_CR_HSION;
 800030a:	4b66      	ldr	r3, [pc, #408]	; (80004a4 <System_Clock_Init+0x1b8>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a65      	ldr	r2, [pc, #404]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000314:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSIRDY) == 0);
 8000316:	bf00      	nop
 8000318:	4b62      	ldr	r3, [pc, #392]	; (80004a4 <System_Clock_Init+0x1b8>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000320:	2b00      	cmp	r3, #0
 8000322:	d0f9      	beq.n	8000318 <System_Clock_Init+0x2c>
	// Adjusts the Internal High Speed oscillator (HSI) calibration value
	// RC oscillator frequencies are factory calibrated by ST for 1 % accuracy at 25oC
	// After reset, the factory calibration value is loaded in HSICAL[7:0] of RCC_ICSCR	
	HSITrim = 16; // user-programmable trimming value that is added to HSICAL[7:0] in ICSCR.
 8000324:	2310      	movs	r3, #16
 8000326:	607b      	str	r3, [r7, #4]
	RCC->ICSCR &= ~RCC_ICSCR_HSITRIM;
 8000328:	4b5e      	ldr	r3, [pc, #376]	; (80004a4 <System_Clock_Init+0x1b8>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	4a5d      	ldr	r2, [pc, #372]	; (80004a4 <System_Clock_Init+0x1b8>)
 800032e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000332:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= HSITrim << 24;
 8000334:	4b5b      	ldr	r3, [pc, #364]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000336:	685a      	ldr	r2, [r3, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	061b      	lsls	r3, r3, #24
 800033c:	4959      	ldr	r1, [pc, #356]	; (80004a4 <System_Clock_Init+0x1b8>)
 800033e:	4313      	orrs	r3, r2
 8000340:	604b      	str	r3, [r1, #4]
	
	RCC->CR    &= ~RCC_CR_PLLON; 
 8000342:	4b58      	ldr	r3, [pc, #352]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	4a57      	ldr	r2, [pc, #348]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000348:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800034c:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);
 800034e:	bf00      	nop
 8000350:	4b54      	ldr	r3, [pc, #336]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000358:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800035c:	d0f8      	beq.n	8000350 <System_Clock_Init+0x64>
	
	// Select clock source to PLL
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
 800035e:	4b51      	ldr	r3, [pc, #324]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000360:	68db      	ldr	r3, [r3, #12]
 8000362:	4a50      	ldr	r2, [pc, #320]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000364:	f023 0303 	bic.w	r3, r3, #3
 8000368:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; // 00 = No clock, 01 = MSI, 10 = HSI, 11 = HSE
 800036a:	4b4e      	ldr	r3, [pc, #312]	; (80004a4 <System_Clock_Init+0x1b8>)
 800036c:	68db      	ldr	r3, [r3, #12]
 800036e:	4a4d      	ldr	r2, [pc, #308]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000370:	f043 0302 	orr.w	r3, r3, #2
 8000374:	60d3      	str	r3, [r2, #12]
	
	// Make PLL as 80 MHz
	// f(VCO clock) = f(PLL clock input) * (PLLN / PLLM) = 16MHz * 20/2 = 160 MHz
	// f(PLL_R) = f(VCO clock) / PLLR = 160MHz/2 = 80MHz
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLN) | 20U << 8;
 8000376:	4b4b      	ldr	r3, [pc, #300]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000378:	68db      	ldr	r3, [r3, #12]
 800037a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800037e:	4a49      	ldr	r2, [pc, #292]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000380:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000384:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLM) | 1U << 4; // 000: PLLM = 1, 001: PLLM = 2, 010: PLLM = 3, 011: PLLM = 4, 100: PLLM = 5, 101: PLLM = 6, 110: PLLM = 7, 111: PLLM = 8
 8000386:	4b47      	ldr	r3, [pc, #284]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000388:	68db      	ldr	r3, [r3, #12]
 800038a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800038e:	4a45      	ldr	r2, [pc, #276]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000390:	f043 0310 	orr.w	r3, r3, #16
 8000394:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;  // 00: PLLR = 2, 01: PLLR = 4, 10: PLLR = 6, 11: PLLR = 8	
 8000396:	4b43      	ldr	r3, [pc, #268]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000398:	68db      	ldr	r3, [r3, #12]
 800039a:	4a42      	ldr	r2, [pc, #264]	; (80004a4 <System_Clock_Init+0x1b8>)
 800039c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80003a0:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // Enable Main PLL PLLCLK output 
 80003a2:	4b40      	ldr	r3, [pc, #256]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003a4:	68db      	ldr	r3, [r3, #12]
 80003a6:	4a3f      	ldr	r2, [pc, #252]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003ac:	60d3      	str	r3, [r2, #12]

	RCC->CR   |= RCC_CR_PLLON; 
 80003ae:	4b3d      	ldr	r3, [pc, #244]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a3c      	ldr	r2, [pc, #240]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003b8:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 80003ba:	bf00      	nop
 80003bc:	4b39      	ldr	r3, [pc, #228]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d0f9      	beq.n	80003bc <System_Clock_Init+0xd0>
	
	// Select PLL selected as system clock
	RCC->CFGR &= ~RCC_CFGR_SW;
 80003c8:	4b36      	ldr	r3, [pc, #216]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003ca:	689b      	ldr	r3, [r3, #8]
 80003cc:	4a35      	ldr	r2, [pc, #212]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003ce:	f023 0303 	bic.w	r3, r3, #3
 80003d2:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // 00: MSI, 01:HSI, 10: HSE, 11: PLL
 80003d4:	4b33      	ldr	r3, [pc, #204]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	4a32      	ldr	r2, [pc, #200]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003da:	f043 0303 	orr.w	r3, r3, #3
 80003de:	6093      	str	r3, [r2, #8]
	
	// Wait until System Clock has been selected
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 80003e0:	bf00      	nop
 80003e2:	4b30      	ldr	r3, [pc, #192]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	f003 030c 	and.w	r3, r3, #12
 80003ea:	2b0c      	cmp	r3, #12
 80003ec:	d1f9      	bne.n	80003e2 <System_Clock_Init+0xf6>
	
	// The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.
	RCC->CFGR &= ~RCC_CFGR_HPRE;  // AHB prescaler = 1; SYSCLK not divided
 80003ee:	4b2d      	ldr	r3, [pc, #180]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003f0:	689b      	ldr	r3, [r3, #8]
 80003f2:	4a2c      	ldr	r2, [pc, #176]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80003f8:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB high-speed prescaler (APB1) = 1, HCLK not divided
 80003fa:	4b2a      	ldr	r3, [pc, #168]	; (80004a4 <System_Clock_Init+0x1b8>)
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	4a29      	ldr	r2, [pc, #164]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000400:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000404:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB high-speed prescaler (APB2) = 1, HCLK not divided
 8000406:	4b27      	ldr	r3, [pc, #156]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000408:	689b      	ldr	r3, [r3, #8]
 800040a:	4a26      	ldr	r2, [pc, #152]	; (80004a4 <System_Clock_Init+0x1b8>)
 800040c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000410:	6093      	str	r3, [r2, #8]
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP; 
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;	
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN; // Enable Main PLL PLLSAI3CLK output enable
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN; // Enable Main PLL PLL48M1CLK output enable
	
	RCC->CR &= ~RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 8000412:	4b24      	ldr	r3, [pc, #144]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4a23      	ldr	r2, [pc, #140]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000418:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800041c:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == RCC_CR_PLLSAI1ON );
 800041e:	bf00      	nop
 8000420:	4b20      	ldr	r3, [pc, #128]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000428:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800042c:	d0f8      	beq.n	8000420 <System_Clock_Init+0x134>
	// 8 MHz * 24 / 17 = 11.294MHz
	// f(VCOSAI1 clock) = f(PLL clock input) *  (PLLSAI1N / PLLM)
	// PLLSAI1CLK: f(PLLSAI1_P) = f(VCOSAI1 clock) / PLLSAI1P
	// PLLUSB2CLK: f(PLLSAI1_Q) = f(VCOSAI1 clock) / PLLSAI1Q
	// PLLADC1CLK: f(PLLSAI1_R) = f(VCOSAI1 clock) / PLLSAI1R
	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
 800042e:	4b1d      	ldr	r3, [pc, #116]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000430:	691b      	ldr	r3, [r3, #16]
 8000432:	4a1c      	ldr	r2, [pc, #112]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000434:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8000438:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= 24U<<8;
 800043a:	4b1a      	ldr	r3, [pc, #104]	; (80004a4 <System_Clock_Init+0x1b8>)
 800043c:	691b      	ldr	r3, [r3, #16]
 800043e:	4a19      	ldr	r2, [pc, #100]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000440:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
 8000444:	6113      	str	r3, [r2, #16]
	
	// SAI1PLL division factor for PLLSAI1CLK
	// 0: PLLSAI1P = 7, 1: PLLSAI1P = 17
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;
 8000446:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000448:	691b      	ldr	r3, [r3, #16]
 800044a:	4a16      	ldr	r2, [pc, #88]	; (80004a4 <System_Clock_Init+0x1b8>)
 800044c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000450:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;
 8000452:	4b14      	ldr	r3, [pc, #80]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000454:	691b      	ldr	r3, [r3, #16]
 8000456:	4a13      	ldr	r2, [pc, #76]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800045c:	6113      	str	r3, [r2, #16]
	// 00: PLLSAI1R = 2, 01: PLLSAI1R = 4, 10: PLLSAI1R = 6, 11: PLLSAI1R = 8
	// RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1R; 
	// RCC->PLLSAI1CFGR |= U<<25;
	// RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1REN;
	
	RCC->CR |= RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 800045e:	4b11      	ldr	r3, [pc, #68]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	4a10      	ldr	r2, [pc, #64]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000464:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000468:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == 0);
 800046a:	bf00      	nop
 800046c:	4b0d      	ldr	r3, [pc, #52]	; (80004a4 <System_Clock_Init+0x1b8>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000474:	2b00      	cmp	r3, #0
 8000476:	d0f9      	beq.n	800046c <System_Clock_Init+0x180>
	// SAI1 clock source selection
	// 00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock
	// 01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock
	// 10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock
	// 11: External input SAI1_EXTCLK selected as SAI1 clock	
	RCC->CCIPR &= ~RCC_CCIPR_SAI1SEL;
 8000478:	4b0a      	ldr	r3, [pc, #40]	; (80004a4 <System_Clock_Init+0x1b8>)
 800047a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800047e:	4a09      	ldr	r2, [pc, #36]	; (80004a4 <System_Clock_Init+0x1b8>)
 8000480:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000484:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <System_Clock_Init+0x1b8>)
 800048a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800048c:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <System_Clock_Init+0x1b8>)
 800048e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000492:	6613      	str	r3, [r2, #96]	; 0x60
}
 8000494:	bf00      	nop
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049e:	4770      	bx	lr
 80004a0:	40022000 	.word	0x40022000
 80004a4:	40021000 	.word	0x40021000

080004a8 <UART2_Init>:
// PA.3 = USART2_RX (AF7)

#define TX_PIN 2
#define RX_PIN 3

void UART2_Init(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	// Enable the clock of USART 1 & 2
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;  // Enable USART 2 clock		
 80004ac:	4b0e      	ldr	r3, [pc, #56]	; (80004e8 <UART2_Init+0x40>)
 80004ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004b0:	4a0d      	ldr	r2, [pc, #52]	; (80004e8 <UART2_Init+0x40>)
 80004b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004b6:	6593      	str	r3, [r2, #88]	; 0x58
	// Select the USART1 clock source
	// 00: PCLK selected as USART2 clock
	// 01: System clock (SYSCLK) selected as USART2 clock
	// 10: HSI16 clock selected as USART2 clock
	// 11: LSE clock selected as USART2 clock
	RCC->CCIPR &= ~RCC_CCIPR_USART2SEL;
 80004b8:	4b0b      	ldr	r3, [pc, #44]	; (80004e8 <UART2_Init+0x40>)
 80004ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004be:	4a0a      	ldr	r2, [pc, #40]	; (80004e8 <UART2_Init+0x40>)
 80004c0:	f023 030c 	bic.w	r3, r3, #12
 80004c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC->CCIPR |=  RCC_CCIPR_USART2SEL_0;
 80004c8:	4b07      	ldr	r3, [pc, #28]	; (80004e8 <UART2_Init+0x40>)
 80004ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004ce:	4a06      	ldr	r2, [pc, #24]	; (80004e8 <UART2_Init+0x40>)
 80004d0:	f043 0304 	orr.w	r3, r3, #4
 80004d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	
	UART2_GPIO_Init();
 80004d8:	f000 f80a 	bl	80004f0 <UART2_GPIO_Init>
	USART_Init(USART2);
 80004dc:	4803      	ldr	r0, [pc, #12]	; (80004ec <UART2_Init+0x44>)
 80004de:	f000 f84f 	bl	8000580 <USART_Init>
	
	//NVIC_SetPriority(USART2_IRQn, 0);			// Set Priority to 1
	//NVIC_EnableIRQ(USART2_IRQn);					// Enable interrupt of USART1 peripheral
}
 80004e2:	bf00      	nop
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40021000 	.word	0x40021000
 80004ec:	40004400 	.word	0x40004400

080004f0 <UART2_GPIO_Init>:
void UART2_GPIO_Init(void) {
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
	
	// Enable the peripheral clock of GPIO Port
	RCC->AHB2ENR |=   RCC_AHB2ENR_GPIOAEN;
 80004f4:	4b21      	ldr	r3, [pc, #132]	; (800057c <UART2_GPIO_Init+0x8c>)
 80004f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004f8:	4a20      	ldr	r2, [pc, #128]	; (800057c <UART2_GPIO_Init+0x8c>)
 80004fa:	f043 0301 	orr.w	r3, r3, #1
 80004fe:	64d3      	str	r3, [r2, #76]	; 0x4c
	// PA2 = USART2_TX (AF7)
	// PA3 = USART2_RX (AF7)
	// Alternate function, High Speed, Push pull, Pull up
	// **********************************************************
	// Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));	// Clear bits
 8000500:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800050a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800050e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=   2<<(2*TX_PIN) | 2<<(2*RX_PIN); 
 8000510:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800051a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800051e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]  &= ~(0xF<<(4*TX_PIN) | 0xF<<(4*RX_PIN));	
 8000520:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000524:	6a1b      	ldr	r3, [r3, #32]
 8000526:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800052a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800052e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |=   7<<(4*TX_PIN) | 7<<(4*RX_PIN);       	
 8000530:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000534:	6a1b      	ldr	r3, [r3, #32]
 8000536:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800053a:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 800053e:	6213      	str	r3, [r2, #32]
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR |=   3<<(2*TX_PIN) | 3<<(2*RX_PIN); 					 	
 8000540:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000544:	689b      	ldr	r3, [r3, #8]
 8000546:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800054a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800054e:	6093      	str	r3, [r2, #8]
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));
 8000550:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000554:	68db      	ldr	r3, [r3, #12]
 8000556:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800055a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800055e:	60d3      	str	r3, [r2, #12]
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1) 
	GPIOA->OTYPER  &=  ~(1<<TX_PIN | 1<<RX_PIN);       	
 8000560:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800056a:	f023 030c 	bic.w	r3, r3, #12
 800056e:	6053      	str	r3, [r2, #4]
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	40021000 	.word	0x40021000

08000580 <USART_Init>:


void USART_Init (USART_TypeDef * USARTx) {
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	// Default setting: 
	//     No hardware flow control, 8 data bits, no parity, 1 start bit and 1 stop bit		
	USARTx->CR1 &= ~USART_CR1_UE;  // Disable USART
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f023 0201 	bic.w	r2, r3, #1
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	601a      	str	r2, [r3, #0]
	
	// Configure word length to 8 bit
	USARTx->CR1 &= ~USART_CR1_M;   // M: 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f023 2210 	bic.w	r2, r3, #268439552	; 0x10001000
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	601a      	str	r2, [r3, #0]
	
	// Configure oversampling mode: Oversampling by 16 
	USARTx->CR1 &= ~USART_CR1_OVER8;  // 0 = oversampling by 16, 1 = oversampling by 8
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	601a      	str	r2, [r3, #0]
	
	// Configure stop bits to 1 stop bit
	//   00: 1 Stop bit;      01: 0.5 Stop bit
	//   10: 2 Stop bits;     11: 1.5 Stop bit
	USARTx->CR2 &= ~USART_CR2_STOP;   
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	605a      	str	r2, [r3, #4]
	// CSet Baudrate to 9600 using APB frequency (80,000,000 Hz)
	// If oversampling by 16, Tx/Rx baud = f_CK / USARTDIV,  
	// If oversampling by 8,  Tx/Rx baud = 2*f_CK / USARTDIV
  // When OVER8 = 0, BRR = USARTDIV
	// USARTDIV = 80MHz/9600 = 8333 = 0x208D
	USARTx->BRR  = 0x208D; // Limited to 16 bits
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f242 028d 	movw	r2, #8333	; 0x208d
 80005be:	60da      	str	r2, [r3, #12]

	USARTx->CR1  |= (USART_CR1_RE | USART_CR1_TE);  	// Transmitter and Receiver enable
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f043 020c 	orr.w	r2, r3, #12
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	601a      	str	r2, [r3, #0]
	
  if (USARTx == UART4){	
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <USART_Init+0x100>)
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d129      	bne.n	8000628 <USART_Init+0xa8>
		USARTx->CR1 |= USART_CR1_RXNEIE;  			// Received Data Ready to be Read Interrupt  
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f043 0220 	orr.w	r2, r3, #32
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TCIE;    			// Transmission Complete Interrupt 
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_IDLEIE;  			// Idle Line Detected Interrupt 
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f023 0210 	bic.w	r2, r3, #16
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_TXEIE;   			// Transmit Data Register Empty Interrupt 
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR1_PEIE;    			// Parity Error Interrupt 
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR2_LBDIE;				// LIN Break Detection Interrupt Enable
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	601a      	str	r2, [r3, #0]
		USARTx->CR1 &= ~USART_CR3_EIE;					// Error Interrupt Enable (Frame error, noise error, overrun error) 
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f023 0201 	bic.w	r2, r3, #1
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	601a      	str	r2, [r3, #0]
		//USARTx->CR3 &= ~USART_CR3_CTSIE;				// CTS Interrupt
	}

	if (USARTx == USART2){
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a16      	ldr	r2, [pc, #88]	; (8000684 <USART_Init+0x104>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d10b      	bne.n	8000648 <USART_Init+0xc8>
		USARTx->ICR |= USART_ICR_TCCF;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6a1b      	ldr	r3, [r3, #32]
 8000634:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	621a      	str	r2, [r3, #32]
		USART1->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 800063c:	4b12      	ldr	r3, [pc, #72]	; (8000688 <USART_Init+0x108>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	4a11      	ldr	r2, [pc, #68]	; (8000688 <USART_Init+0x108>)
 8000642:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000646:	6093      	str	r3, [r2, #8]
	}
	
	USARTx->CR1  |= USART_CR1_UE; // USART enable                 
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f043 0201 	orr.w	r2, r3, #1
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	601a      	str	r2, [r3, #0]
	
	while ( (USARTx->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
 8000654:	bf00      	nop
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	69db      	ldr	r3, [r3, #28]
 800065a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800065e:	2b00      	cmp	r3, #0
 8000660:	d0f9      	beq.n	8000656 <USART_Init+0xd6>
	while ( (USARTx->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
 8000662:	bf00      	nop
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800066c:	2b00      	cmp	r3, #0
 800066e:	d0f9      	beq.n	8000664 <USART_Init+0xe4>
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40004c00 	.word	0x40004c00
 8000684:	40004400 	.word	0x40004400
 8000688:	40013800 	.word	0x40013800

0800068c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000690:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <SystemInit+0x64>)
 8000692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000696:	4a16      	ldr	r2, [pc, #88]	; (80006f0 <SystemInit+0x64>)
 8000698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800069c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80006a0:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <SystemInit+0x68>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a13      	ldr	r2, [pc, #76]	; (80006f4 <SystemInit+0x68>)
 80006a6:	f043 0301 	orr.w	r3, r3, #1
 80006aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80006ac:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <SystemInit+0x68>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80006b2:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <SystemInit+0x68>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a0f      	ldr	r2, [pc, #60]	; (80006f4 <SystemInit+0x68>)
 80006b8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80006bc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80006c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <SystemInit+0x68>)
 80006c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006c8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <SystemInit+0x68>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a09      	ldr	r2, [pc, #36]	; (80006f4 <SystemInit+0x68>)
 80006d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006d4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80006d6:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <SystemInit+0x68>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <SystemInit+0x64>)
 80006de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006e2:	609a      	str	r2, [r3, #8]
#endif
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00
 80006f4:	40021000 	.word	0x40021000

080006f8 <software_led>:
#include "stm32l4xx.h"
#include "main.h"
#include "GPIO.h"


void software_led(){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	GPIO_Init();
 80006fc:	f7ff fd80 	bl	8000200 <GPIO_Init>
	LED_On(6);
 8000700:	2006      	movs	r0, #6
 8000702:	f7ff fddd 	bl	80002c0 <LED_On>
	while(1){
 8000706:	e7fe      	b.n	8000706 <software_led+0xe>

08000708 <main>:
#include "math.h"
#include "ctype.h"
#include "led_soft_test.h"

#define PIN_NUMBER 6
int main(void){
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

	// initialization code
	System_Clock_Init(); // set System Clock = 80 MHz
 800070c:	f7ff fdee 	bl	80002ec <System_Clock_Init>
	UART2_Init();
 8000710:	f7ff feca 	bl	80004a8 <UART2_Init>
	
	software_led();
 8000714:	f7ff fff0 	bl	80006f8 <software_led>
 8000718:	2300      	movs	r3, #0

//	init_player();

}
 800071a:	4618      	mov	r0, r3
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000758 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000724:	f7ff ffb2 	bl	800068c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	480c      	ldr	r0, [pc, #48]	; (800075c <LoopForever+0x6>)
  ldr r1, =_edata
 800072a:	490d      	ldr	r1, [pc, #52]	; (8000760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800072c:	4a0d      	ldr	r2, [pc, #52]	; (8000764 <LoopForever+0xe>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000740:	4c0a      	ldr	r4, [pc, #40]	; (800076c <LoopForever+0x16>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800074e:	f000 f9bb 	bl	8000ac8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000752:	f7ff ffd9 	bl	8000708 <main>

08000756 <LoopForever>:

LoopForever:
    b LoopForever
 8000756:	e7fe      	b.n	8000756 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000758:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800075c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000760:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000764:	08000b30 	.word	0x08000b30
  ldr r2, =_sbss
 8000768:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800076c:	20000024 	.word	0x20000024

08000770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000770:	e7fe      	b.n	8000770 <ADC1_2_IRQHandler>
	...

08000774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000774:	b480      	push	{r7}
 8000776:	b087      	sub	sp, #28
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000782:	e17f      	b.n	8000a84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	2101      	movs	r1, #1
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	4013      	ands	r3, r2
 8000792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	2b00      	cmp	r3, #0
 8000798:	f000 8171 	beq.w	8000a7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	f003 0303 	and.w	r3, r3, #3
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d005      	beq.n	80007b4 <HAL_GPIO_Init+0x40>
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f003 0303 	and.w	r3, r3, #3
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	d130      	bne.n	8000816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007ba:	697b      	ldr	r3, [r7, #20]
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	2203      	movs	r2, #3
 80007c0:	fa02 f303 	lsl.w	r3, r2, r3
 80007c4:	43db      	mvns	r3, r3
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	4013      	ands	r3, r2
 80007ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	68da      	ldr	r2, [r3, #12]
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	fa02 f303 	lsl.w	r3, r2, r3
 80007d8:	693a      	ldr	r2, [r7, #16]
 80007da:	4313      	orrs	r3, r2
 80007dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	693a      	ldr	r2, [r7, #16]
 80007e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007ea:	2201      	movs	r2, #1
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	fa02 f303 	lsl.w	r3, r2, r3
 80007f2:	43db      	mvns	r3, r3
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	4013      	ands	r3, r2
 80007f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	091b      	lsrs	r3, r3, #4
 8000800:	f003 0201 	and.w	r2, r3, #1
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
 800080a:	693a      	ldr	r2, [r7, #16]
 800080c:	4313      	orrs	r3, r2
 800080e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	693a      	ldr	r2, [r7, #16]
 8000814:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f003 0303 	and.w	r3, r3, #3
 800081e:	2b03      	cmp	r3, #3
 8000820:	d118      	bne.n	8000854 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000828:	2201      	movs	r2, #1
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	43db      	mvns	r3, r3
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	4013      	ands	r3, r2
 8000836:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	08db      	lsrs	r3, r3, #3
 800083e:	f003 0201 	and.w	r2, r3, #1
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	693a      	ldr	r2, [r7, #16]
 800084a:	4313      	orrs	r3, r2
 800084c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	f003 0303 	and.w	r3, r3, #3
 800085c:	2b03      	cmp	r3, #3
 800085e:	d017      	beq.n	8000890 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	2203      	movs	r2, #3
 800086c:	fa02 f303 	lsl.w	r3, r2, r3
 8000870:	43db      	mvns	r3, r3
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	4313      	orrs	r3, r2
 8000888:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	f003 0303 	and.w	r3, r3, #3
 8000898:	2b02      	cmp	r3, #2
 800089a:	d123      	bne.n	80008e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	08da      	lsrs	r2, r3, #3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3208      	adds	r2, #8
 80008a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	f003 0307 	and.w	r3, r3, #7
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	220f      	movs	r2, #15
 80008b4:	fa02 f303 	lsl.w	r3, r2, r3
 80008b8:	43db      	mvns	r3, r3
 80008ba:	693a      	ldr	r2, [r7, #16]
 80008bc:	4013      	ands	r3, r2
 80008be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	691a      	ldr	r2, [r3, #16]
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	693a      	ldr	r2, [r7, #16]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	08da      	lsrs	r2, r3, #3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3208      	adds	r2, #8
 80008de:	6939      	ldr	r1, [r7, #16]
 80008e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	2203      	movs	r2, #3
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	f003 0203 	and.w	r2, r3, #3
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	4313      	orrs	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000920:	2b00      	cmp	r3, #0
 8000922:	f000 80ac 	beq.w	8000a7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000926:	4b5f      	ldr	r3, [pc, #380]	; (8000aa4 <HAL_GPIO_Init+0x330>)
 8000928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800092a:	4a5e      	ldr	r2, [pc, #376]	; (8000aa4 <HAL_GPIO_Init+0x330>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6613      	str	r3, [r2, #96]	; 0x60
 8000932:	4b5c      	ldr	r3, [pc, #368]	; (8000aa4 <HAL_GPIO_Init+0x330>)
 8000934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	60bb      	str	r3, [r7, #8]
 800093c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800093e:	4a5a      	ldr	r2, [pc, #360]	; (8000aa8 <HAL_GPIO_Init+0x334>)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	089b      	lsrs	r3, r3, #2
 8000944:	3302      	adds	r3, #2
 8000946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	f003 0303 	and.w	r3, r3, #3
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	220f      	movs	r2, #15
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43db      	mvns	r3, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4013      	ands	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000968:	d025      	beq.n	80009b6 <HAL_GPIO_Init+0x242>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a4f      	ldr	r2, [pc, #316]	; (8000aac <HAL_GPIO_Init+0x338>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d01f      	beq.n	80009b2 <HAL_GPIO_Init+0x23e>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a4e      	ldr	r2, [pc, #312]	; (8000ab0 <HAL_GPIO_Init+0x33c>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d019      	beq.n	80009ae <HAL_GPIO_Init+0x23a>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a4d      	ldr	r2, [pc, #308]	; (8000ab4 <HAL_GPIO_Init+0x340>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d013      	beq.n	80009aa <HAL_GPIO_Init+0x236>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a4c      	ldr	r2, [pc, #304]	; (8000ab8 <HAL_GPIO_Init+0x344>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d00d      	beq.n	80009a6 <HAL_GPIO_Init+0x232>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a4b      	ldr	r2, [pc, #300]	; (8000abc <HAL_GPIO_Init+0x348>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d007      	beq.n	80009a2 <HAL_GPIO_Init+0x22e>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a4a      	ldr	r2, [pc, #296]	; (8000ac0 <HAL_GPIO_Init+0x34c>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d101      	bne.n	800099e <HAL_GPIO_Init+0x22a>
 800099a:	2306      	movs	r3, #6
 800099c:	e00c      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 800099e:	2307      	movs	r3, #7
 80009a0:	e00a      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009a2:	2305      	movs	r3, #5
 80009a4:	e008      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009a6:	2304      	movs	r3, #4
 80009a8:	e006      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009aa:	2303      	movs	r3, #3
 80009ac:	e004      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009ae:	2302      	movs	r3, #2
 80009b0:	e002      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009b2:	2301      	movs	r3, #1
 80009b4:	e000      	b.n	80009b8 <HAL_GPIO_Init+0x244>
 80009b6:	2300      	movs	r3, #0
 80009b8:	697a      	ldr	r2, [r7, #20]
 80009ba:	f002 0203 	and.w	r2, r2, #3
 80009be:	0092      	lsls	r2, r2, #2
 80009c0:	4093      	lsls	r3, r2
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009c8:	4937      	ldr	r1, [pc, #220]	; (8000aa8 <HAL_GPIO_Init+0x334>)
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	089b      	lsrs	r3, r3, #2
 80009ce:	3302      	adds	r3, #2
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009d6:	4b3b      	ldr	r3, [pc, #236]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	43db      	mvns	r3, r3
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	4013      	ands	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d003      	beq.n	80009fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80009fa:	4a32      	ldr	r2, [pc, #200]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 80009fc:	693b      	ldr	r3, [r7, #16]
 80009fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a00:	4b30      	ldr	r3, [pc, #192]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d003      	beq.n	8000a24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a24:	4a27      	ldr	r2, [pc, #156]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a2a:	4b26      	ldr	r3, [pc, #152]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	43db      	mvns	r3, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d003      	beq.n	8000a4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a4e:	4a1d      	ldr	r2, [pc, #116]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	43db      	mvns	r3, r3
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4013      	ands	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d003      	beq.n	8000a78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000a70:	693a      	ldr	r2, [r7, #16]
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	4313      	orrs	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a78:	4a12      	ldr	r2, [pc, #72]	; (8000ac4 <HAL_GPIO_Init+0x350>)
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	3301      	adds	r3, #1
 8000a82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f47f ae78 	bne.w	8000784 <HAL_GPIO_Init+0x10>
  }
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop
 8000a98:	371c      	adds	r7, #28
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40010000 	.word	0x40010000
 8000aac:	48000400 	.word	0x48000400
 8000ab0:	48000800 	.word	0x48000800
 8000ab4:	48000c00 	.word	0x48000c00
 8000ab8:	48001000 	.word	0x48001000
 8000abc:	48001400 	.word	0x48001400
 8000ac0:	48001800 	.word	0x48001800
 8000ac4:	40010400 	.word	0x40010400

08000ac8 <__libc_init_array>:
 8000ac8:	b570      	push	{r4, r5, r6, lr}
 8000aca:	4d0d      	ldr	r5, [pc, #52]	; (8000b00 <__libc_init_array+0x38>)
 8000acc:	4c0d      	ldr	r4, [pc, #52]	; (8000b04 <__libc_init_array+0x3c>)
 8000ace:	1b64      	subs	r4, r4, r5
 8000ad0:	10a4      	asrs	r4, r4, #2
 8000ad2:	2600      	movs	r6, #0
 8000ad4:	42a6      	cmp	r6, r4
 8000ad6:	d109      	bne.n	8000aec <__libc_init_array+0x24>
 8000ad8:	4d0b      	ldr	r5, [pc, #44]	; (8000b08 <__libc_init_array+0x40>)
 8000ada:	4c0c      	ldr	r4, [pc, #48]	; (8000b0c <__libc_init_array+0x44>)
 8000adc:	f000 f818 	bl	8000b10 <_init>
 8000ae0:	1b64      	subs	r4, r4, r5
 8000ae2:	10a4      	asrs	r4, r4, #2
 8000ae4:	2600      	movs	r6, #0
 8000ae6:	42a6      	cmp	r6, r4
 8000ae8:	d105      	bne.n	8000af6 <__libc_init_array+0x2e>
 8000aea:	bd70      	pop	{r4, r5, r6, pc}
 8000aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8000af0:	4798      	blx	r3
 8000af2:	3601      	adds	r6, #1
 8000af4:	e7ee      	b.n	8000ad4 <__libc_init_array+0xc>
 8000af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000afa:	4798      	blx	r3
 8000afc:	3601      	adds	r6, #1
 8000afe:	e7f2      	b.n	8000ae6 <__libc_init_array+0x1e>
 8000b00:	08000b28 	.word	0x08000b28
 8000b04:	08000b28 	.word	0x08000b28
 8000b08:	08000b28 	.word	0x08000b28
 8000b0c:	08000b2c 	.word	0x08000b2c

08000b10 <_init>:
 8000b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b12:	bf00      	nop
 8000b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b16:	bc08      	pop	{r3}
 8000b18:	469e      	mov	lr, r3
 8000b1a:	4770      	bx	lr

08000b1c <_fini>:
 8000b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b1e:	bf00      	nop
 8000b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b22:	bc08      	pop	{r3}
 8000b24:	469e      	mov	lr, r3
 8000b26:	4770      	bx	lr
