{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v " "Source file: C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1445642692229 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1445642692229 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v " "Source file: C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1445642692261 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1445642692261 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v " "Source file: C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1445642692292 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1445642692292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445642694042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445642694042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 20:24:53 2015 " "Processing started: Fri Oct 23 20:24:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445642694042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445642694042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445642694042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445642694698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dprf_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dprf_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dprf_testbench " "Found entity 1: dprf_testbench" {  } { { "dprf_testbench.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/dprf_testbench.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dprf.v 1 1 " "Found 1 design units, including 1 entities, in source file dprf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRF " "Found entity 1: DPRF" {  } { { "DPRF.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/DPRF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project2.v(3) " "Verilog HDL Declaration information at Project2.v(3): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Project2.v(6) " "Verilog HDL Declaration information at Project2.v(6): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw Project2.v(2) " "Verilog HDL Declaration information at Project2.v(2): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Project2.v(5) " "Verilog HDL Declaration information at Project2.v(5): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/alu_testbench.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445642694823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reg_src Project2.v(74) " "Verilog HDL Implicit Net warning at Project2.v(74): created implicit net for \"ctrl_reg_src\"" {  } { { "Project2.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445642694823 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ctrl_alu_op Controller.v(19) " "Verilog HDL Procedural Assignment error at Controller.v(19): object \"ctrl_alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1445642694839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ctrl_alu_op Controller.v(32) " "Verilog HDL Procedural Assignment error at Controller.v(32): object \"ctrl_alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1445642694839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ctrl_alu_op Controller.v(37) " "Verilog HDL Procedural Assignment error at Controller.v(37): object \"ctrl_alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1445642694839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ctrl_alu_op Controller.v(42) " "Verilog HDL Procedural Assignment error at Controller.v(42): object \"ctrl_alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1445642694839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ctrl_alu_op Controller.v(47) " "Verilog HDL Procedural Assignment error at Controller.v(47): object \"ctrl_alu_op\" on left-hand side of assignment must have a variable data type" {  } { { "Controller.v" "" { Text "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Controller.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1445642694839 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.map.smsg " "Generated suppressed messages file C:/Users/Fawks/Documents/cs3220/Project2/Project2/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445642694870 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445642695026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 23 20:24:55 2015 " "Processing ended: Fri Oct 23 20:24:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445642695026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445642695026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445642695026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445642695026 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445642695651 ""}
