diff --git a/src/papi_events.csv b/src/papi_events.csv
index a013f58af..20c43511e 100644
--- a/src/papi_events.csv
+++ b/src/papi_events.csv
@@ -483,7 +483,40 @@ PRESET,PAPI_FP_INS,NOT_DERIVED,RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR:MMX_INSTR:X
 #PRESET,PAPI_VEC_DP,NOT_DERIVED,RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR:MMX_INSTR:X87_INSTR
 #PRESET,PAPI_VEC_SP,NOT_DERIVED,RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR:MMX_INSTR:X87_INSTR
 #
-#
+#Added by GK
+PRESET,PAPI_L1_DCM,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:MISS
+PRESET,PAPI_L1_TCM,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1D:MISS,PERF_COUNT_HW_CACHE_L1I:MISS
+PRESET,PAPI_L3_TCM,NOT_DERIVED,PERF_COUNT_HW_CACHE_LL:MISS
+PRESET,PAPI_L3_LDM,NOT_DERIVED,LLC-LOAD-MISSES
+PRESET,PAPI_L3_STM,NOT_DERIVED,LLC-STORE-MISSES
+PRESET,PAPI_TLB_TL,DERIVED_ADD,PERF_COUNT_HW_CACHE_DTLB:MISS,PERF_COUNT_HW_CACHE_ITLB:MISS
+PRESET,PAPI_L1_LDM,DERIVED_ADD,L1-DCACHE-LOAD-MISSES,L1-ICACHE-LOAD-MISSES
+PRESET,PAPI_L1_STM,NOT_DERIVED,L1-DCACHE-STORE-MISSES
+#? Missing L2?PRESET,PAPI_PRF_DM,DERIVED_ADD,L1-DCACHE-PREFETCH-MISSES,LLC-PREFETCH-MISSES
+PRESET,PAPI_MEM_SCY,DERIVED_ADD,DISPATCH_RESOURCE_STALL_CYCLES_1:LOAD_QUEUE_RSRC_STALL,DISPATCH_RESOURCE_STALL_CYCLES_1:STORE_QUEUE_RSRC_STALL
+PRESET,PAPI_MEM_RCY,NOT_DERIVED,DISPATCH_RESOURCE_STALL_CYCLES_1:LOAD_QUEUE_RSRC_STALL
+PRESET,PAPI_MEM_WCY,NOT_DERIVED,DISPATCH_RESOURCE_STALL_CYCLES_1:STORE_QUEUE_RSRC_STALL
+PRESET,PAPI_HW_INT,NOT_DERIVED,SMI_RECEIVED
+PRESET,PAPI_BR_CN,NOT_DERIVED,RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS
+PRESET,PAPI_VEC_INS,DERIVED_ADD,RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR,RETIRED_MMX_FP_INSTRUCTIONS:MMX_INSTR,RETIRED_MMX_FP_INSTRUCTIONS:X87_INSTR
+PRESET,PAPI_FP_STAL,DERIVED_ADD,DISPATCH_RESOURCE_STALL_CYCLES_1:FP_REG_FILE_RSRC_STALL,DISPATCH_RESOURCE_STALL_CYCLES_1:FP_SCHEDULER_FILE_RSRC_STALL,DISPATCH_RESOURCE_STALL_CYCLES_1:FP_MISC_FILE_RSRC_STALL
+PRESET,PAPI_L1_DCH,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:ACCESS
+PRESET,PAPI_L2_DCA,DERIVED_ADD,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C
+PRESET,PAPI_L1_DCR,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:READ
+PRESET,PAPI_L1_DCW,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:WRITE
+PRESET,PAPI_L3_TCH,NOT_DERIVED,PERF_COUNT_HW_CACHE_LL:ACCESS
+PRESET,PAPI_L3_TCA,DERIVED_ADD,PERF_COUNT_HW_CACHE_LL:ACCESS,PERF_COUNT_HW_CACHE_LL:MISS
+PRESET,PAPI_L3_TCR,NOT_DERIVED,PERF_COUNT_HW_CACHE_LL:READ
+PRESET,PAPI_L3_TCW,NOT_DERIVED,PERF_COUNT_HW_CACHE_LL:WRITE
+PRESET,PAPI_L2_DCW,NOT_DERIVED,REQUESTS_TO_L2_GROUP1:RD_BLK_X
+PRESET,PAPI_L1_ICH,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1I:ACCESS
+PRESET,PAPI_L1_ICA,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1I:ACCESS,PERF_COUNT_HW_CACHE_L1I:MISS
+PRESET,PAPI_L1_ICR,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1I:READ
+PRESET,PAPI_L2_DCH,DERIVED_ADD,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_X
+PRESET,PAPI_L3_TCH,NOT_DERIVED,PERF_COUNT_HW_CACHE_LL:ACCESS
+PRESET,PAPI_L2_TCH,DERIVED_ADD,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_X,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_X,CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_S
+
+
 CPU,amd64_fam19h_zen3
 PRESET,PAPI_TOT_INS,NOT_DERIVED,RETIRED_INSTRUCTIONS
 PRESET,PAPI_TOT_CYC,NOT_DERIVED,CYCLES_NOT_IN_HALT
@@ -880,6 +913,95 @@ PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISP_RETIRED:CONDITIONAL
 PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED:CONDITIONAL,BR_MISP_RETIRED:CONDITIONAL
 PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED:ALL_BRANCHES
 
+
+# IceLake
+CPU,icl
+CPU,icx
+PRESET,PAPI_TOT_CYC,NOT_DERIVED,CPU_CLK_UNHALTED:THREAD_P
+PRESET,PAPI_TOT_INS,NOT_DERIVED,INST_RETIRED:ANY_P
+PRESET,PAPI_REF_CYC,NOT_DERIVED,UNHALTED_REFERENCE_CYCLES
+# Loads and stores
+PRESET,PAPI_LD_INS,NOT_DERIVED,MEM_INST_RETIRED:ALL_LOADS
+PRESET,PAPI_SR_INS,NOT_DERIVED,MEM_INST_RETIRED:ALL_STORES
+PRESET,PAPI_LST_INS,DERIVED_ADD,MEM_INST_RETIRED:ALL_LOADS,MEM_INST_RETIRED:ALL_STORES
+# L1 cache
+PRESET,PAPI_L1_ICM,NOT_DERIVED,L2_RQSTS:ALL_CODE_RD
+PRESET,PAPI_L1_DCM,NOT_DERIVED,L1D:REPLACEMENT
+PRESET,PAPI_L1_TCM,DERIVED_ADD,L1D:REPLACEMENT,L2_RQSTS:ALL_CODE_RD
+# L2 cache
+PRESET,PAPI_L2_DCA,NOT_DERIVED,L2_RQSTS:ALL_DEMAND_REFERENCES
+PRESET,PAPI_L2_DCR,NOT_DERIVED,L2_RQSTS:ALL_DEMAND_DATA_RD
+PRESET,PAPI_L2_ICH,NOT_DERIVED,L2_RQSTS:CODE_RD_HIT
+PRESET,PAPI_L2_ICM,NOT_DERIVED,L2_RQSTS:CODE_RD_MISS
+PRESET,PAPI_L2_ICR,NOT_DERIVED,L2_RQSTS:ALL_CODE_RD
+PRESET,PAPI_L2_DCM,DERIVED_SUB,LLC_REFERENCES,L2_RQSTS:CODE_RD_MISS
+PRESET,PAPI_L2_ICA,NOT_DERIVED,L2_RQSTS:ALL_CODE_RD
+PRESET,PAPI_L2_LDM,NOT_DERIVED,L2_RQSTS:DEMAND_DATA_RD_MISS
+PRESET,PAPI_L2_STM,NOT_DERIVED,L2_RQSTS:RFO_MISS
+PRESET,PAPI_L2_TCA,DERIVED_ADD,L2_RQSTS:ALL_DEMAND_REFERENCES,L2_RQSTS:ALL_CODE_RD
+PRESET,PAPI_L2_TCM,NOT_DERIVED,LLC_REFERENCES
+PRESET,PAPI_L2_TCR,DERIVED_ADD,L2_RQSTS:ALL_DEMAND_DATA_RD,L2_RQSTS:ALL_CODE_RD
+# L3 cache
+PRESET,PAPI_L3_DCA,DERIVED_SUB,LLC_REFERENCES,L2_RQSTS:CODE_RD_MISS
+PRESET,PAPI_L3_DCR,NOT_DERIVED,OFFCORE_REQUESTS:DEMAND_DATA_RD
+PRESET,PAPI_L3_DCW,NOT_DERIVED,L2_RQSTS:RFO_MISS
+PRESET,PAPI_L3_ICA,NOT_DERIVED,L2_RQSTS:CODE_RD_MISS
+PRESET,PAPI_L3_ICR,NOT_DERIVED,L2_RQSTS:CODE_RD_MISS
+PRESET,PAPI_L3_LDM,NOT_DERIVED,MEM_LOAD_RETIRED:L3_MISS
+PRESET,PAPI_L3_TCA,NOT_DERIVED,LLC_REFERENCES
+PRESET,PAPI_L3_TCM,NOT_DERIVED,LLC_MISSES
+PRESET,PAPI_L3_TCR,DERIVED_SUB,LLC_REFERENCES,L2_RQSTS:RFO_MISS
+PRESET,PAPI_L3_TCW,NOT_DERIVED,L2_RQSTS:RFO_MISS
+# SMP
+#PRESET,PAPI_CA_SNP,NOT_DERIVED,OFFCORE_RESPONSE_0:SNP_ANY
+PRESET,PAPI_CA_SHR,NOT_DERIVED,OFFCORE_REQUESTS:ALL_DATA_RD
+PRESET,PAPI_CA_CLN,NOT_DERIVED,OFFCORE_REQUESTS:DEMAND_RFO
+# TLB
+#PRESET,PAPI_TLB_DM,DERIVED_ADD,DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK,DTLB_STORE_MISSES:MISS_CAUSES_A_WALK
+#PRESET,PAPI_TLB_IM,NOT_DERIVED,ITLB_MISSES:MISS_CAUSES_A_WALK
+# Stalls
+PRESET,PAPI_MEM_WCY,NOT_DERIVED,RESOURCE_STALLS:SB
+#PRESET,PAPI_RES_STL,NOT_DERIVED,RESOURCE_STALLS:ANY
+#PRESET,PAPI_STL_CCY,NOT_DERIVED,UOPS_RETIRED:ALL:c=1:i=1
+#PRESET,PAPI_FUL_ICY,DERIVED_ADD,IDQ:ALL_DSB_CYCLES_4_UOPS,IDQ:ALL_MITE_CYCLES_4_UOPS
+#PRESET,PAPI_FUL_CCY,NOT_DERIVED,UOPS_RETIRED:ALL:c=4
+# Branches
+PRESET,PAPI_BR_UCN,DERIVED_SUB,BR_INST_RETIRED:ALL_BRANCHES,BR_INST_RETIRED:COND
+PRESET,PAPI_BR_CN,NOT_DERIVED,BR_INST_RETIRED:COND
+PRESET,PAPI_BR_TKN,NOT_DERIVED,BR_INST_RETIRED:COND_TAKEN
+PRESET,PAPI_BR_NTK,NOT_DERIVED,BR_INST_RETIRED:COND_NTAKEN
+PRESET,PAPI_BR_MSP,NOT_DERIVED,BR_MISP_RETIRED:COND
+PRESET,PAPI_BR_PRC,DERIVED_SUB,BR_INST_RETIRED:COND,BR_MISP_RETIRED:COND
+PRESET,PAPI_BR_INS,NOT_DERIVED,BR_INST_RETIRED:ALL_BRANCHES
+# Added by GK
+PRESET,PAPI_TLB_DM,NOT_DERIVED,PERF_COUNT_HW_CACHE_DTLB:MISS
+PRESET,PAPI_TLB_IM,NOT_DERIVED,PERF_COUNT_HW_CACHE_ITLB:MISS
+PRESET,PAPI_TLB_TL,DERIVED_ADD,PERF_COUNT_HW_CACHE_DTLB:MISS,PERF_COUNT_HW_CACHE_ITLB:MISS
+# PAPI_TOT_IIS,UOPS_ISSUED:ANY
+PRESET,PAPI_FP_INS,DERIVED_ADD,FP_ARITH_INST_RETIRED:512B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:512B_PACKED_DOUBLE,FP_ARITH_INST_RETIRED:256B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:256B_PACKED_DOUBLE,,FP_ARITH_INST_RETIRED:128B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:128B_PACKED_DOUBLE,FP_ARITH_INST_RETIRED:SCALAR_SINGLE,FP_ARITH_INST_RETIRED:SCALAR_DOUBLE
+PRESET,PAPI_VEC_INS,DERIVED_ADD,FP_ARITH_INST_RETIRED:512B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:512B_PACKED_DOUBLE,FP_ARITH_INST_RETIRED:256B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:256B_PACKED_DOUBLE,,FP_ARITH_INST_RETIRED:128B_PACKED_SINGLE,FP_ARITH_INST_RETIRED:128B_PACKED_DOUBLE
+# PRESET,PAPI_RES_STL,DERIVED_ADD,RESOURCE_STALLS:SB,RESOURCE_STALLS:SCOREBOARD
+PRESET,PAPI_L1_DCH,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:ACCESS
+# PAPI_L2_DCH
+PRESET,PAPI_L1_DCA,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1D:READ,PERF_COUNT_HW_CACHE_L1D:WRITE
+PRESET,PAPI_L1_DCR,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:READ
+PRESET,PAPI_L1_DCW,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1D:WRITE
+PRESET,PAPI_L1_ICH,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1I:ACCESS
+# PAPI_L3_ICH
+PRESET,PAPI_L1_ICA,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1I:ACCESS,PERF_COUNT_HW_CACHE_L1I:MISS
+PRESET,PAPI_L1_ICR,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1I:READ
+#PRESET,PAPI_L1_ICW,NOT_DERIVED,PERF_COUNT_HW_CACHE_L1I:WRITE
+#PAPI_L2_ICW
+#PAPI_L3_ICW
+PRESET,PAPI_L1_TCH,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1D:ACCESS,PERF_COUNT_HW_CACHE_L1I:ACCESS
+#PAPI_L2_TCH
+#PAPI_L3_TCH
+PRESET,PAPI_L1_TCA,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1D:READ,PERF_COUNT_HW_CACHE_L1D:WRITE,PERF_COUNT_HW_CACHE_L1I:ACCESS,PERF_COUNT_HW_CACHE_L1I:MISS
+PRESET,PAPI_L1_TCR,DERIVED_ADD,PERF_COUNT_HW_CACHE_L1D:READ,PERF_COUNT_HW_CACHE_L1I:READ
+#PAPI_L1_TCW
+
+
+# Haswell and Broadwell
 CPU,hsw
 CPU,hsw_ep
 CPU,bdw
@@ -910,6 +1032,8 @@ PRESET,PAPI_VEC_SP,DERIVED_POSTFIX,N0|N1|N2|+|+|,FP_ARITH:SCALAR_SINGLE,FP_ARITH
 CPU,skl
 CPU,skx
 CPU,clx
+CPU,icl
+CPU,icx
 # PAPI_DP_OPS = FP_ARITH:SCALAR_DOUBLE + 2*FP_ARITH:128B_PACKED_DOUBLE + 4*256B_PACKED_DOUBLE + 8*512B_PACKED_DOUBLE
 PRESET,PAPI_DP_OPS,DERIVED_POSTFIX,N0|N1|2|*|+|N2|4|*|+|N3|8|*|+|,FP_ARITH:SCALAR_DOUBLE,FP_ARITH:128B_PACKED_DOUBLE,FP_ARITH:256B_PACKED_DOUBLE,FP_ARITH:512B_PACKED_DOUBLE
 # PAPI_SP_OPS = FP_ARITH:SCALAR_SINGLE + 4*FP_ARITH:128B_PACKED_SINGLE + 8*256B_PACKED_SINGLE + 16*512B_PACKED_SINGLE
@@ -927,7 +1051,7 @@ PRESET,PAPI_STL_ICY,NOT_DERIVED,IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE
 PRESET,PAPI_CA_ITV,NOT_DERIVED,OFFCORE_RESPONSE_0:SNP_HIT_WITH_FWD
 
 
-# End of hsw,bdw,skl,clx list
+# End of hsw,bdw,skl,clx,icl,icx list
 #
 #
 # Intel MIC / Xeon-Phi / Knights Landing
