SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/data_bus_controller.sv
TOPLEVEL        = data_bus_controller
MODULE          = test_data_bus_controller
PYTHONPATH      = /src
HASH            = 1-rtl-design-for-data-bus-controller