C:\lscc\diamond\3.1_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign  -part LCMXO2_7000HE  -package FTG256C  -grade -4   -maxfan 1000    -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1  -use_rename_in_edif 1     -summaryfile C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\synlog\report\section6_FinalDesign_section6_FinalDesign_fpga_mapper.xml -top_level_module  Sec6_Top  -flow mapping  -oedif  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\section6_FinalDesign_section6_FinalDesign.edi  -freq 1.000  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\synwork\section6_FinalDesign_section6_FinalDesign_prem.srd  -devicelib  C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\syntmp\section6_FinalDesign_section6_FinalDesign.plg  -osyn  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\section6_FinalDesign_section6_FinalDesign.srm  -prjdir  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\  -prjname  proj_1  -log  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\synlog\section6_FinalDesign_section6_FinalDesign_fpga_mapper.srr 
rc:1 success:1
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\section6_FinalDesign_section6_FinalDesign.edi|o|1401901505|149458
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\synwork\section6_FinalDesign_section6_FinalDesign_prem.srd|i|1401901502|16953
C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v|i|1384797268|51625
C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v|i|1389822498|39417
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\syntmp\section6_FinalDesign_section6_FinalDesign.plg|o|1401901505|904
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\section6_FinalDesign_section6_FinalDesign.srm|o|1401901505|34063
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_FinalDesign\section6_FinalDesign\synlog\section6_FinalDesign_section6_FinalDesign_fpga_mapper.srr|o|1401901505|17408
C:\lscc\diamond\3.1_x64\synpbase\bin64\m_gen_lattice.exe|i|1384801414|24035840
C:\lscc\diamond\3.1_x64\synpbase\bin\m_gen_lattice.exe|i|1384798682|20549632
