============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:33:00 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1868            
           Slack:=       2            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  B[0]                              -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g17/X                             -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  F1A/g133/Y                        -       A->Y  R     sky130_fd_sc_hd__inv_2         3 10.9    58    74     399    (-,-) 
  F1A/g2__5107/X                    -       A2->X R     sky130_fd_sc_hd__a21o_1        1  5.9    64   126     525    (-,-) 
  F1A/g121__2398/Y                  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    65     590    (-,-) 
  full_adder_loop[1].FA/g62__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  3.7    44    54     644    (-,-) 
  full_adder_loop[1].FA/g60__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       2  8.4    68    73     717    (-,-) 
  full_adder_loop[2].FA/g59__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    83     800    (-,-) 
  full_adder_loop[2].FA/g57__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.7    56    68     869    (-,-) 
  full_adder_loop[3].FA/g59__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    63     932    (-,-) 
  full_adder_loop[3].FA/g57__7482/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.7    47    57     989    (-,-) 
  full_adder_loop[4].FA/g59__2346/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    72    74    1063    (-,-) 
  full_adder_loop[4].FA/g57__2883/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  9.5    52    65    1127    (-,-) 
  full_adder_loop[5].FA/g59__5107/Y -       B1->Y R     sky130_fd_sc_hd__o21ai_2       1  3.8    95    55    1182    (-,-) 
  full_adder_loop[5].FA/g57__5477/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_1      2  6.1    64    82    1264    (-,-) 
  full_adder_loop[6].FA/g2__3680/Y  -       B->Y  R     sky130_fd_sc_hd__nand2_1       1  6.1    74    90    1354    (-,-) 
  full_adder_loop[6].FA/g57__4319/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_2      3  9.3    65    75    1430    (-,-) 
  full_adder_loop[7].FA/g57__2802/X -       B->X  F     sky130_fd_sc_hd__maj3_2        1 51.3   168   438    1868    (-,-) 
  Cout                              -       -     F     (port)                         -    -     -     0    1868    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

