<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k410t-fbg900-1</Part>
        <TopModelName>MPCcore</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.293</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <MPCcore_MainWhile>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_1250_42>
                    <TripCount>16</TripCount>
                    <Latency>16</Latency>
                    <AbsoluteTimeLatency>160</AbsoluteTimeLatency>
                    <IterationLatency>1</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_1250_42>
            </MPCcore_MainWhile>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>90</DSP>
            <FF>173215</FF>
            <LUT>193297</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1540</DSP>
            <FF>508400</FF>
            <LUT>254200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ce</name>
            <Object>MPCcore</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>y</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ap_vld</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Jin</name>
            <Object>Jin</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>J</name>
            <Object>J</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>J_ap_vld</name>
            <Object>J</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Calc</name>
            <Object>Calc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Calc_ap_vld</name>
            <Object>Calc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>allocationCal</name>
            <Object>allocationCal</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>allocationCal_ap_vld</name>
            <Object>allocationCal</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_0</name>
            <Object>xref_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_1</name>
            <Object>xref_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_2</name>
            <Object>xref_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_3</name>
            <Object>xref_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_4</name>
            <Object>xref_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xref_5</name>
            <Object>xref_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_0</name>
            <Object>x_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_1</name>
            <Object>x_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_2</name>
            <Object>x_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_3</name>
            <Object>x_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_4</name>
            <Object>x_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_5</name>
            <Object>x_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_0</name>
            <Object>gateT_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_0_ap_vld</name>
            <Object>gateT_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_1</name>
            <Object>gateT_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_1_ap_vld</name>
            <Object>gateT_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_2</name>
            <Object>gateT_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gateT_2_ap_vld</name>
            <Object>gateT_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_0</name>
            <Object>gate_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_0_ap_vld</name>
            <Object>gate_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_1</name>
            <Object>gate_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_1_ap_vld</name>
            <Object>gate_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_2</name>
            <Object>gate_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_2_ap_vld</name>
            <Object>gate_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_3</name>
            <Object>gate_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_3_ap_vld</name>
            <Object>gate_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_4</name>
            <Object>gate_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_4_ap_vld</name>
            <Object>gate_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_5</name>
            <Object>gate_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gate_5_ap_vld</name>
            <Object>gate_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_0</name>
            <Object>v_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_1</name>
            <Object>v_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prestate_0</name>
            <Object>prestate_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prestate_1</name>
            <Object>prestate_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prestate_2</name>
            <Object>prestate_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_quad</name>
            <Object>Q_quad</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_quad_mos</name>
            <Object>Q_quad_mos</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_switchConst_IGBT</name>
            <Object>Q_switchConst_IGBT</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_switchConst_MOS</name>
            <Object>Q_switchConst_MOS</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Q_currentlim</name>
            <Object>Q_currentlim</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>MPCcore</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_MPCcore_Pipeline_VITIS_LOOP_42_3_fu_15191</InstName>
                    <ModuleName>MPCcore_Pipeline_VITIS_LOOP_42_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15191</ID>
                    <BindInstances>add_ln886_fu_173_p2 ret_V_8_fu_199_p2 ret_V_4_fu_226_p2 ret_V_5_fu_236_p2 ret_V_6_fu_246_p2 ret_V_7_fu_256_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_MPCcore_Pipeline_VITIS_LOOP_64_4_fu_15208</InstName>
                    <ModuleName>MPCcore_Pipeline_VITIS_LOOP_64_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15208</ID>
                    <BindInstances>add_ln886_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>call_ret1_MPCallocate_0627_fu_15225</InstName>
                    <ModuleName>MPCallocate_0627</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15225</ID>
                    <BindInstances>t1_V_fu_1468_p2 sub_ln938_fu_1506_p2 t1_V_1_fu_1544_p2 getWokerList_buffer_1_fu_1562_p2 t1_V_2_fu_1600_p2 getWokerList_buffer_3_fu_1618_p2 t1_V_3_fu_1656_p2 getWokerList_buffer_5_fu_1674_p2 t1_V_4_fu_1712_p2 getWokerList_buffer_7_fu_1730_p2 t1_V_5_fu_1768_p2 getWokerList_buffer_9_fu_1786_p2 t1_V_6_fu_1824_p2 getWokerList_buffer_11_fu_1842_p2 t1_V_7_fu_1880_p2 getWokerList_buffer_13_fu_1898_p2 t1_V_8_fu_1936_p2 getWokerList_buffer_15_fu_1954_p2 t1_V_9_fu_1992_p2 getWokerList_buffer_17_fu_2010_p2 t1_V_10_fu_2048_p2 getWokerList_buffer_19_fu_2066_p2 t1_V_11_fu_2104_p2 getWokerList_buffer_21_fu_2122_p2 t1_V_12_fu_2160_p2 getWokerList_buffer_23_fu_2178_p2 t1_V_13_fu_2216_p2 getWokerList_buffer_25_fu_2234_p2 t1_V_14_fu_2272_p2 getWokerList_buffer_27_fu_2290_p2 t1_V_15_fu_2328_p2 getWokerList_buffer_29_fu_2346_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matchFunction_0627_fu_15406</InstName>
                    <ModuleName>matchFunction_0627</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15406</ID>
                    <BindInstances>add_ln886_1_fu_243031_p2 add_ln886_fu_243131_p2 worker_pointer_V_2_fu_243137_p2 add_ln886_2_fu_243656_p2 add_ln887_fu_243852_p2 add_ln75_fu_243858_p2 add_ln75_1_fu_256375_p2 add_ln75_17_fu_256608_p2 add_ln75_16_fu_256699_p2 add_ln75_15_fu_256790_p2 add_ln75_14_fu_256881_p2 add_ln75_13_fu_256972_p2 add_ln75_12_fu_257063_p2 add_ln75_11_fu_257154_p2 add_ln75_10_fu_257245_p2 add_ln75_9_fu_257336_p2 add_ln75_8_fu_257427_p2 add_ln75_7_fu_257518_p2 add_ln75_6_fu_257609_p2 add_ln75_5_fu_257700_p2 add_ln75_4_fu_257791_p2 add_ln75_3_fu_257882_p2 add_ln75_2_fu_257973_p2 add_ln886_3_fu_258447_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_16931</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>16931</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17010</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17010</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17089</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17089</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17168</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17168</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17247</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17247</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17326</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17326</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17405</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17405</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17484</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17484</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17563</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17563</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17642</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17642</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17721</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17721</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17800</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17800</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17879</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17879</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_17958</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>17958</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_18037</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>18037</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_MPCthread_fu_18116</InstName>
                    <ModuleName>MPCthread</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>18116</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ThreadPE_fu_668</InstName>
                            <ModuleName>ThreadPE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>668</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP3_fu_2957</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2957</ID>
                                    <BindInstances>ret_V_fu_806_p2 sub_ln859_fu_942_p2 add_ln75_fu_948_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ThreadPE_Pipeline_TFLOOP2_fu_3018</InstName>
                                    <ModuleName>ThreadPE_Pipeline_TFLOOP2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3018</ID>
                                    <BindInstances>ret_V_fu_873_p2 sub_ln859_fu_1059_p2 add_ln75_fu_1065_p2 add_ln75_18_fu_1071_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>assignmenttemp_V_fu_3132_p2 sub_ln859_fu_3430_p2 tmp_289_fu_3442_p10 add_ln859_fu_3220_p2 add_ln886_fu_4044_p2 mac_muladd_16s_16s_36s_36_4_1_U2016 mac_muladd_16s_16s_36s_36_4_1_U2016 JCurrent_V_3_fu_4181_p2 mul_32s_32s_40_1_1_U2013 add_ln859_1_fu_4231_p2 add_ln75_19_fu_4470_p2 ret_V_1_fu_4481_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>Yref_V_U Xk_V_U UBarUncs_V_U UBarUncs_V_1_U UBarUncs_V_2_U UBarUncs_V_3_U UBarUncs_V_4_U UBarUncs_V_5_U UBarUncs_V_6_U UBarUncs_V_7_U UBarUncs_V_8_U UBarUncs_V_9_U UBarUncs_V_10_U UBarUncs_V_11_U UBarUncs_V_12_U UBarUncs_V_13_U UBarUncs_V_14_U UBarUncs_V_15_U mul_mul_16s_6ns_22_4_1_U2128 ret_V_fu_25650_p2 r_V_5_fu_25762_p2 ret_V_9_fu_25779_p2 FkTerm1_1_V_1_fu_25795_p2 mul_mul_16s_6ns_22_4_1_U2129 ret_V_10_fu_25832_p2 r_V_7_fu_26054_p2 ret_V_11_fu_26071_p2 FkTerm1_1_V_3_fu_26087_p2 mul_16s_5ns_21_1_1_U2107 mac_muladd_16s_6ns_21s_22_4_1_U2130 mac_muladd_16s_6ns_21s_22_4_1_U2130 r_V_9_fu_25860_p2 ret_V_13_fu_25887_p2 FkTerm1_1_V_5_fu_25903_p2 mul_16s_5ns_21_1_1_U2108 mac_muladd_16s_6ns_21s_22_4_1_U2132 mac_muladd_16s_6ns_21s_22_4_1_U2132 r_V_11_fu_26105_p2 ret_V_15_fu_26132_p2 FkTerm1_1_V_7_fu_26202_p2 r_V_12_fu_25718_p2 mac_muladd_16s_6s_22ns_22_4_1_U2131 mac_muladd_16s_6s_22ns_22_4_1_U2131 FkTerm1_1_V_9_fu_26207_p2 r_V_15_fu_26006_p2 mac_muladd_16s_6s_22ns_22_4_1_U2133 mac_muladd_16s_6s_22ns_22_4_1_U2133 FkTerm1_1_V_11_fu_26284_p2 mul_mul_16s_10ns_22_4_1_U2134 mac_muladd_16s_7ns_22ns_22_4_1_U2136 mac_muladd_16s_7ns_22ns_22_4_1_U2136 mac_muladd_16s_8ns_22ns_22_4_1_U2140 mac_muladd_16s_8ns_22ns_22_4_1_U2140 mul_mul_16s_10s_22_4_1_U2135 mac_muladd_16s_10ns_22ns_22_4_1_U2137 mac_muladd_16s_10ns_22ns_22_4_1_U2137 mul_mul_16s_7s_22_4_1_U2138 ret_V_23_fu_26327_p2 mac_muladd_16s_7ns_22ns_22_4_1_U2141 mac_muladd_16s_7ns_22ns_22_4_1_U2141 r_V_23_fu_26244_p2 ret_V_25_fu_26420_p2 mac_muladd_16s_11s_22ns_22_4_1_U2139 mac_muladd_16s_11s_22ns_22_4_1_U2139 ret_V_28_fu_26371_p2 mac_muladd_16s_8s_22ns_22_4_1_U2142 mac_muladd_16s_8s_22ns_22_4_1_U2142 ret_V_30_fu_26496_p2 mac_muladd_16s_9s_22ns_22_4_1_U2143 mac_muladd_16s_9s_22ns_22_4_1_U2143 Fk_V_fu_26523_p2 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146 mul_mul_16s_6s_22_4_1_U2144 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146 ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146 mul_mul_16s_7ns_22_4_1_U2147 mul_mul_16s_11s_22_4_1_U2148 mac_muladd_16s_10ns_22ns_22_4_1_U2150 mac_muladd_16s_10ns_22ns_22_4_1_U2150 mul_mul_16s_10s_22_4_1_U2149 ret_V_35_fu_26679_p2 mac_muladd_16s_10ns_22ns_22_4_1_U2151 mac_muladd_16s_10ns_22ns_22_4_1_U2151 round_3_fu_28922_p2 allocationround_1_fu_32778_p2 add_ln886_fu_46989_p2 working_thread_count_V_1_fu_47075_p2 add_ln1073_fu_47606_p2 add_ln1073_1_fu_47626_p2 GATE_1_0_U GATE_1_1_U GATE_1_2_U GATE_unzip_0_U GATE_unzip_1_U GATE_unzip_2_U GATE_unzip_3_U GATE_unzip_4_U GATE_unzip_5_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>MPCcore_Pipeline_VITIS_LOOP_42_3</Name>
            <Loops>
                <VITIS_LOOP_42_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.763</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_3>
                        <Name>VITIS_LOOP_42_3</Name>
                        <TripCount>3</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_42_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>207</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_173_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_199_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_226_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_236_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_246_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_256_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MPCcore_Pipeline_VITIS_LOOP_64_4</Name>
            <Loops>
                <VITIS_LOOP_64_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_4>
                        <Name>VITIS_LOOP_64_4</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_111_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MPCallocate_0627</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>1542</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_fu_1468_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln938_fu_1506_p2" SOURCE="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:938" URAM="0" VARIABLE="sub_ln938"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_1_fu_1544_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_1_fu_1562_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_2_fu_1600_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_3_fu_1618_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_3_fu_1656_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_5_fu_1674_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_4_fu_1712_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_7_fu_1730_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_5_fu_1768_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_9_fu_1786_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_6_fu_1824_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_11_fu_1842_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_7_fu_1880_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_13_fu_1898_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_8_fu_1936_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_15_fu_1954_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_9_fu_1992_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_17_fu_2010_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_10_fu_2048_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_19_fu_2066_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_11_fu_2104_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_21_fu_2122_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_12_fu_2160_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_23_fu_2178_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_13_fu_2216_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_25_fu_2234_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_14_fu_2272_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_27_fu_2290_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t1_V_15_fu_2328_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="t1_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="getWokerList_buffer_29_fu_2346_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="getWokerList_buffer_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matchFunction_0627</Name>
            <Loops>
                <matchloop>
                    <VITIS_LOOP_1088_3/>
                </matchloop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.179</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <matchloop>
                        <Name>matchloop</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_1088_3>
                            <Name>VITIS_LOOP_1088_3</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_1088_3>
                    </matchloop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65159</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>66607</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_1_fu_243031_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1088_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_243131_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1088_3" OPTYPE="add" PRAGMA="" RTLNAME="worker_pointer_V_2_fu_243137_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="worker_pointer_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_2_fu_243656_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln887_fu_243852_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:887" URAM="0" VARIABLE="add_ln887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_243858_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_256375_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_256608_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_256699_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_15_fu_256790_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_256881_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_256972_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_257063_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_257154_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_257245_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_257336_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_257427_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_257518_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_257609_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_257700_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_257791_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_257882_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_257973_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="matchloop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_3_fu_258447_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ThreadPE_Pipeline_TFLOOP3</Name>
            <Loops>
                <TFLOOP3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TFLOOP3>
                        <Name>TFLOOP3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TFLOOP3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>509</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_806_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_fu_942_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_948_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ThreadPE_Pipeline_TFLOOP2</Name>
            <Loops>
                <TFLOOP2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TFLOOP2>
                        <Name>TFLOOP2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TFLOOP2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>348</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_873_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_fu_1059_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1065_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TFLOOP2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_18_fu_1071_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ThreadPE</Name>
            <Loops>
                <VITIS_LOOP_38_1/>
                <VITIS_LOOP_150_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_1>
                        <Name>VITIS_LOOP_38_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_38_1>
                    <VITIS_LOOP_150_1>
                        <Name>VITIS_LOOP_150_1</Name>
                        <TripCount>9</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <IterationLatency>4</IterationLatency>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_150_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2974</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5410</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="assignmenttemp_V_fu_3132_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="assignmenttemp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_fu_3430_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_289_fu_3442_p10" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_3220_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_4044_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_150_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_36s_36_4_1_U2016" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_150_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_36s_36_4_1_U2016" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="JCurrent_V_3_fu_4181_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="JCurrent_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_40_1_1_U2013" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_1_fu_4231_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_19_fu_4470_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:75" URAM="0" VARIABLE="add_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_4481_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MPCthread</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4067</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6369</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MPCcore</Name>
            <Loops>
                <MPCcore_MainWhile>
                    <VITIS_LOOP_1250_42/>
                </MPCcore_MainWhile>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.293</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MPCcore_MainWhile>
                        <Name>MPCcore_MainWhile</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>call_ret1_MPCallocate_0627_fu_15225</Instance>
                            <Instance>grp_matchFunction_0627_fu_15406</Instance>
                            <Instance>grp_MPCthread_fu_16931</Instance>
                            <Instance>grp_MPCthread_fu_17010</Instance>
                            <Instance>grp_MPCthread_fu_17089</Instance>
                            <Instance>grp_MPCthread_fu_17168</Instance>
                            <Instance>grp_MPCthread_fu_17247</Instance>
                            <Instance>grp_MPCthread_fu_17326</Instance>
                            <Instance>grp_MPCthread_fu_17405</Instance>
                            <Instance>grp_MPCthread_fu_17484</Instance>
                            <Instance>grp_MPCthread_fu_17563</Instance>
                            <Instance>grp_MPCthread_fu_17642</Instance>
                            <Instance>grp_MPCthread_fu_17721</Instance>
                            <Instance>grp_MPCthread_fu_17800</Instance>
                            <Instance>grp_MPCthread_fu_17879</Instance>
                            <Instance>grp_MPCthread_fu_17958</Instance>
                            <Instance>grp_MPCthread_fu_18037</Instance>
                            <Instance>grp_MPCthread_fu_18116</Instance>
                        </InstanceList>
                        <VITIS_LOOP_1250_42>
                            <Name>VITIS_LOOP_1250_42</Name>
                            <TripCount>16</TripCount>
                            <Latency>16</Latency>
                            <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_1250_42>
                    </MPCcore_MainWhile>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>90</DSP>
                    <AVAIL_DSP>1540</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>173215</FF>
                    <AVAIL_FF>508400</AVAIL_FF>
                    <UTIL_FF>34</UTIL_FF>
                    <LUT>193297</LUT>
                    <AVAIL_LUT>254200</AVAIL_LUT>
                    <UTIL_LUT>76</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Yref_V_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:40" URAM="0" VARIABLE="Yref_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Xk_V_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:62" URAM="0" VARIABLE="Xk_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_1_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_2_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_3_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_4_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_5_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_6_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_7_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_8_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_9_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_10_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_11_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_12_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_13_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_14_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="UBarUncs_V_15_U" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:685" URAM="0" VARIABLE="UBarUncs_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_6ns_22_4_1_U2128" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_25650_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_5_fu_25762_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_25779_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_1_fu_25795_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_6ns_22_4_1_U2129" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_25832_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_7_fu_26054_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_26071_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_3_fu_26087_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U2107" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_21s_22_4_1_U2130" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_21s_22_4_1_U2130" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_V_9_fu_25860_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_25887_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_5_fu_25903_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U2108" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_21s_22_4_1_U2132" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_21s_22_4_1_U2132" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_V_11_fu_26105_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_26132_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_7_fu_26202_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_12_fu_25718_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22ns_22_4_1_U2131" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22ns_22_4_1_U2131" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_9_fu_26207_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_15_fu_26006_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22ns_22_4_1_U2133" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22ns_22_4_1_U2133" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="FkTerm1_1_V_11_fu_26284_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="FkTerm1_1_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10ns_22_4_1_U2134" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_22ns_22_4_1_U2136" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_22ns_22_4_1_U2136" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_22ns_22_4_1_U2140" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_22ns_22_4_1_U2140" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_22_4_1_U2135" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2137" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2137" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_7s_22_4_1_U2138" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_26327_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_22ns_22_4_1_U2141" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_22ns_22_4_1_U2141" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_23_fu_26244_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_26420_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_22ns_22_4_1_U2139" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_22ns_22_4_1_U2139" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_28_fu_26371_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_22ns_22_4_1_U2142" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_22ns_22_4_1_U2142" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_30_fu_26496_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_22ns_22_4_1_U2143" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_22ns_22_4_1_U2143" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="Fk_V_fu_26523_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="Fk_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="Fk_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="Fk_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_6s_22_4_1_U2144" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2145" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="r_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_16s_9s_6s_22ns_22_4_1_U2146" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_7ns_22_4_1_U2147" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_11s_22_4_1_U2148" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2150" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2150" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_22_4_1_U2149" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316" URAM="0" VARIABLE="mul_ln1316_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_26679_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2151" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_22ns_22_4_1_U2151" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MPCcore_MainWhile" OPTYPE="add" PRAGMA="" RTLNAME="round_3_fu_28922_p2" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1274" URAM="0" VARIABLE="round_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MPCcore_MainWhile" OPTYPE="add" PRAGMA="" RTLNAME="allocationround_1_fu_32778_p2" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1145" URAM="0" VARIABLE="allocationround_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1250_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_46989_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1250_42" OPTYPE="add" PRAGMA="" RTLNAME="working_thread_count_V_1_fu_47075_p2" SOURCE="E:/Vivado/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="working_thread_count_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MPCcore_MainWhile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1073_fu_47606_p2" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1073" URAM="0" VARIABLE="add_ln1073"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MPCcore_MainWhile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1073_1_fu_47626_p2" SOURCE="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1073" URAM="0" VARIABLE="add_ln1073_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_1_0_U" SOURCE="" URAM="0" VARIABLE="GATE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_1_1_U" SOURCE="" URAM="0" VARIABLE="GATE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_1_2_U" SOURCE="" URAM="0" VARIABLE="GATE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_0_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_1_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_2_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_3_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_4_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="GATE_unzip_5_U" SOURCE="" URAM="0" VARIABLE="GATE_unzip_5"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_interface clock_enable="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="y" index="0" direction="out" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="y" name="y" usage="data" direction="out"/>
                <hwRef type="port" interface="y_ap_vld" name="y_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jin" index="1" direction="in" srcType="ap_fixed&lt;32, 24, AP_TRN, AP_WRAP, 0&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="Jin" name="Jin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="J" index="2" direction="out" srcType="ap_fixed&lt;32, 24, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="J" name="J" usage="data" direction="out"/>
                <hwRef type="port" interface="J_ap_vld" name="J_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Calc" index="3" direction="out" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Calc" name="Calc" usage="data" direction="out"/>
                <hwRef type="port" interface="Calc_ap_vld" name="Calc_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="allocationCal" index="4" direction="out" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="allocationCal" name="allocationCal" usage="data" direction="out"/>
                <hwRef type="port" interface="allocationCal_ap_vld" name="allocationCal_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="xref" index="5" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="xref_0" name="xref_0" usage="data" direction="in"/>
                <hwRef type="port" interface="xref_1" name="xref_1" usage="data" direction="in"/>
                <hwRef type="port" interface="xref_2" name="xref_2" usage="data" direction="in"/>
                <hwRef type="port" interface="xref_3" name="xref_3" usage="data" direction="in"/>
                <hwRef type="port" interface="xref_4" name="xref_4" usage="data" direction="in"/>
                <hwRef type="port" interface="xref_5" name="xref_5" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="6" direction="in" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="x_0" name="x_0" usage="data" direction="in"/>
                <hwRef type="port" interface="x_1" name="x_1" usage="data" direction="in"/>
                <hwRef type="port" interface="x_2" name="x_2" usage="data" direction="in"/>
                <hwRef type="port" interface="x_3" name="x_3" usage="data" direction="in"/>
                <hwRef type="port" interface="x_4" name="x_4" usage="data" direction="in"/>
                <hwRef type="port" interface="x_5" name="x_5" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gateT" index="7" direction="out" srcType="ap_int&lt;3&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="gateT_0" name="gateT_0" usage="data" direction="out"/>
                <hwRef type="port" interface="gateT_0_ap_vld" name="gateT_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gateT_1" name="gateT_1" usage="data" direction="out"/>
                <hwRef type="port" interface="gateT_1_ap_vld" name="gateT_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gateT_2" name="gateT_2" usage="data" direction="out"/>
                <hwRef type="port" interface="gateT_2_ap_vld" name="gateT_2_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gate" index="8" direction="out" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="gate_0" name="gate_0" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_0_ap_vld" name="gate_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gate_1" name="gate_1" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_1_ap_vld" name="gate_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gate_2" name="gate_2" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_2_ap_vld" name="gate_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gate_3" name="gate_3" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_3_ap_vld" name="gate_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gate_4" name="gate_4" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_4_ap_vld" name="gate_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="gate_5" name="gate_5" usage="data" direction="out"/>
                <hwRef type="port" interface="gate_5_ap_vld" name="gate_5_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="9" direction="unused" srcType="ap_fixed&lt;16, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="v_0" name="v_0" usage="data" direction="in"/>
                <hwRef type="port" interface="v_1" name="v_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prestate" index="10" direction="in" srcType="ap_int&lt;3&gt; const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="prestate_0" name="prestate_0" usage="data" direction="in"/>
                <hwRef type="port" interface="prestate_1" name="prestate_1" usage="data" direction="in"/>
                <hwRef type="port" interface="prestate_2" name="prestate_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q_quad" index="11" direction="in" srcType="ap_fixed&lt;4, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Q_quad" name="Q_quad" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q_quad_mos" index="12" direction="in" srcType="ap_fixed&lt;8, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Q_quad_mos" name="Q_quad_mos" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q_switchConst_IGBT" index="13" direction="in" srcType="ap_fixed&lt;10, 8, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Q_switchConst_IGBT" name="Q_switchConst_IGBT" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q_switchConst_MOS" index="14" direction="in" srcType="ap_fixed&lt;8, 6, AP_TRN, AP_WRAP, 0&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="Q_switchConst_MOS" name="Q_switchConst_MOS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Q_currentlim" index="15" direction="in" srcType="ap_int&lt;16&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Q_currentlim" name="Q_currentlim" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
                <busParam busParamName="ASSOCIATED_CLKEN">ap_ce</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ce" type="clockenable" busTypeName="clockenable" mode="slave">
            <portMaps>
                <portMap portMapName="ap_ce">CE</portMap>
            </portMaps>
            <ports>
                <port>ap_ce</port>
            </ports>
        </Interface>
        <Interface InterfaceName="y" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="y">DATA</portMap>
            </portMaps>
            <ports>
                <port>y</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Jin" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="Jin">DATA</portMap>
            </portMaps>
            <ports>
                <port>Jin</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Jin"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="J" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="J">DATA</portMap>
            </portMaps>
            <ports>
                <port>J</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="J"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Calc" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="Calc">DATA</portMap>
            </portMaps>
            <ports>
                <port>Calc</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Calc"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="allocationCal" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="allocationCal">DATA</portMap>
            </portMaps>
            <ports>
                <port>allocationCal</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="allocationCal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xref_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="xref_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>xref_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="x_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gateT_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="gateT_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gateT_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gateT"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gateT_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="gateT_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>gateT_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gateT"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gateT_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="gateT_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>gateT_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gateT"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gate_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="gate_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>gate_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="gate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="v_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prestate_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="3">
            <portMaps>
                <portMap portMapName="prestate_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prestate_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="prestate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prestate_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="3">
            <portMaps>
                <portMap portMapName="prestate_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prestate_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="prestate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prestate_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="3">
            <portMaps>
                <portMap portMapName="prestate_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>prestate_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="prestate"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_quad" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="Q_quad">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_quad</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Q_quad"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_quad_mos" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="Q_quad_mos">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_quad_mos</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Q_quad_mos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_switchConst_IGBT" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="10">
            <portMaps>
                <portMap portMapName="Q_switchConst_IGBT">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_switchConst_IGBT</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Q_switchConst_IGBT"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_switchConst_MOS" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="Q_switchConst_MOS">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_switchConst_MOS</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Q_switchConst_MOS"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Q_currentlim" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Q_currentlim">DATA</portMap>
            </portMaps>
            <ports>
                <port>Q_currentlim</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="Q_currentlim"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="Calc">ap_none, 16, , </column>
                    <column name="J">ap_none, 32, , </column>
                    <column name="Jin">ap_none, 32, , </column>
                    <column name="Q_currentlim">ap_none, 16, , </column>
                    <column name="Q_quad">ap_none, 4, , </column>
                    <column name="Q_quad_mos">ap_none, 8, , </column>
                    <column name="Q_switchConst_IGBT">ap_none, 10, , </column>
                    <column name="Q_switchConst_MOS">ap_none, 8, , </column>
                    <column name="allocationCal">ap_none, 8, , </column>
                    <column name="gateT_0">ap_none, 3, , </column>
                    <column name="gateT_1">ap_none, 3, , </column>
                    <column name="gateT_2">ap_none, 3, , </column>
                    <column name="gate_0">ap_none, 1, , </column>
                    <column name="gate_1">ap_none, 1, , </column>
                    <column name="gate_2">ap_none, 1, , </column>
                    <column name="gate_3">ap_none, 1, , </column>
                    <column name="gate_4">ap_none, 1, , </column>
                    <column name="gate_5">ap_none, 1, , </column>
                    <column name="prestate_0">ap_none, 3, , </column>
                    <column name="prestate_1">ap_none, 3, , </column>
                    <column name="prestate_2">ap_none, 3, , </column>
                    <column name="v_0">ap_none, 16, , </column>
                    <column name="v_1">ap_none, 16, , </column>
                    <column name="x_0">ap_none, 16, , </column>
                    <column name="x_1">ap_none, 16, , </column>
                    <column name="x_2">ap_none, 16, , </column>
                    <column name="x_3">ap_none, 16, , </column>
                    <column name="x_4">ap_none, 16, , </column>
                    <column name="x_5">ap_none, 16, , </column>
                    <column name="xref_0">ap_none, 16, , </column>
                    <column name="xref_1">ap_none, 16, , </column>
                    <column name="xref_2">ap_none, 16, , </column>
                    <column name="xref_3">ap_none, 16, , </column>
                    <column name="xref_4">ap_none, 16, , </column>
                    <column name="xref_5">ap_none, 16, , </column>
                    <column name="y">ap_none, 8, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_ce">clockenable, ap_ce, </column>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">out, ap_int&lt;8&gt;*</column>
                    <column name="Jin">in, ap_fixed&lt;32 24 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="J">out, ap_fixed&lt;32 24 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="Calc">out, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="allocationCal">out, ap_int&lt;8&gt;*</column>
                    <column name="xref">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="x">in, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gateT">out, ap_int&lt;3&gt;*</column>
                    <column name="gate">out, bool*</column>
                    <column name="v">unused, ap_fixed&lt;16 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="prestate">in, ap_int&lt;3&gt; const *</column>
                    <column name="Q_quad">in, ap_fixed&lt;4 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="Q_quad_mos">in, ap_fixed&lt;8 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="Q_switchConst_IGBT">in, ap_fixed&lt;10 8 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="Q_switchConst_MOS">in, ap_fixed&lt;8 6 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="Q_currentlim">in, ap_int&lt;16&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="y">y, port, , </column>
                    <column name="y">y_ap_vld, port, , </column>
                    <column name="Jin">Jin, port, , </column>
                    <column name="J">J, port, , </column>
                    <column name="J">J_ap_vld, port, , </column>
                    <column name="Calc">Calc, port, , </column>
                    <column name="Calc">Calc_ap_vld, port, , </column>
                    <column name="allocationCal">allocationCal, port, , </column>
                    <column name="allocationCal">allocationCal_ap_vld, port, , </column>
                    <column name="xref">xref_0, port, , </column>
                    <column name="xref">xref_1, port, , </column>
                    <column name="xref">xref_2, port, , </column>
                    <column name="xref">xref_3, port, , </column>
                    <column name="xref">xref_4, port, , </column>
                    <column name="xref">xref_5, port, , </column>
                    <column name="x">x_0, port, , </column>
                    <column name="x">x_1, port, , </column>
                    <column name="x">x_2, port, , </column>
                    <column name="x">x_3, port, , </column>
                    <column name="x">x_4, port, , </column>
                    <column name="x">x_5, port, , </column>
                    <column name="gateT">gateT_0, port, , </column>
                    <column name="gateT">gateT_0_ap_vld, port, , </column>
                    <column name="gateT">gateT_1, port, , </column>
                    <column name="gateT">gateT_1_ap_vld, port, , </column>
                    <column name="gateT">gateT_2, port, , </column>
                    <column name="gateT">gateT_2_ap_vld, port, , </column>
                    <column name="gate">gate_0, port, , </column>
                    <column name="gate">gate_0_ap_vld, port, , </column>
                    <column name="gate">gate_1, port, , </column>
                    <column name="gate">gate_1_ap_vld, port, , </column>
                    <column name="gate">gate_2, port, , </column>
                    <column name="gate">gate_2_ap_vld, port, , </column>
                    <column name="gate">gate_3, port, , </column>
                    <column name="gate">gate_3_ap_vld, port, , </column>
                    <column name="gate">gate_4, port, , </column>
                    <column name="gate">gate_4_ap_vld, port, , </column>
                    <column name="gate">gate_5, port, , </column>
                    <column name="gate">gate_5_ap_vld, port, , </column>
                    <column name="v">v_0, port, , </column>
                    <column name="v">v_1, port, , </column>
                    <column name="prestate">prestate_0, port, , </column>
                    <column name="prestate">prestate_1, port, , </column>
                    <column name="prestate">prestate_2, port, , </column>
                    <column name="Q_quad">Q_quad, port, , </column>
                    <column name="Q_quad_mos">Q_quad_mos, port, , </column>
                    <column name="Q_switchConst_IGBT">Q_switchConst_IGBT, port, , </column>
                    <column name="Q_switchConst_MOS">Q_switchConst_MOS, port, , </column>
                    <column name="Q_currentlim">Q_currentlim, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:21" status="valid" parentFunction="mulvector3x3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:23" status="valid" parentFunction="mulvector3x3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:35" status="valid" parentFunction="mulvector3x3_1" variable="a" isDirective="0" options="dim=1 type=complete variable=a"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:36" status="valid" parentFunction="mulvector3x3_1" variable="a" isDirective="0" options="dim=2 type=complete variable=a"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:39" status="valid" parentFunction="mulvector3x3_1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:41" status="valid" parentFunction="mulvector3x3_1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:50" status="valid" parentFunction="mulvector5x5" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:52" status="valid" parentFunction="mulvector5x5" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:60" status="valid" parentFunction="mulvector5x6" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:62" status="valid" parentFunction="mulvector5x6" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:70" status="valid" parentFunction="mulvector5x2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:72" status="valid" parentFunction="mulvector5x2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:144" status="valid" parentFunction="jcalcvalue_sda" variable="H" isDirective="0" options="dim=2 type=complete variable=H"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:145" status="valid" parentFunction="jcalcvalue_sda" variable="H" isDirective="0" options="dim=1 type=complete variable=H"/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:151" status="valid" parentFunction="jcalcvalue_sda" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:225" status="valid" parentFunction="jcalcvalue" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:283" status="valid" parentFunction="statespace" variable="Aterm" isDirective="0" options="dim=1 type=complete variable=Aterm"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:285" status="valid" parentFunction="statespace" variable="Bterm" isDirective="0" options="dim=1 type=complete variable=Bterm"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:289" status="valid" parentFunction="statespace" variable="Eterm" isDirective="0" options="dim=1 type=complete variable=Eterm"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:296" status="valid" parentFunction="statespace" variable="Amatrix" isDirective="0" options="dim=1 type=complete variable=Amatrix"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/math.cpp:333" status="valid" parentFunction="statespace" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:16" status="invalid" parentFunction="mpccore" variable="Calc" isDirective="0" options="port=Calc register">
            <Msg msg_id="207-5544" msg_severity="WARNING" msg_body="'#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1'"/>
        </Pragma>
        <Pragma type="interface" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:17" status="invalid" parentFunction="mpccore" variable="J" isDirective="0" options="port=J register">
            <Msg msg_id="207-5544" msg_severity="WARNING" msg_body="'#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1'"/>
        </Pragma>
        <Pragma type="interface" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:18" status="invalid" parentFunction="mpccore" variable="y" isDirective="0" options="port=y register">
            <Msg msg_id="207-5544" msg_severity="WARNING" msg_body="'#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1'"/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:19" status="valid" parentFunction="mpccore" variable="v" isDirective="0" options="type=complete variable=v"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:20" status="valid" parentFunction="mpccore" variable="x" isDirective="0" options="type=complete variable=x"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:21" status="valid" parentFunction="mpccore" variable="xref" isDirective="0" options="type=complete variable=xref"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:22" status="valid" parentFunction="mpccore" variable="prestate" isDirective="0" options="type=complete variable=prestate"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:25" status="valid" parentFunction="mpccore" variable="gateT" isDirective="0" options="dim=1 type=complete variable=gateT"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:26" status="valid" parentFunction="mpccore" variable="gate" isDirective="0" options="dim=1 type=complete variable=gate"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:29" status="valid" parentFunction="mpccore" variable="xrefs" isDirective="0" options="dim=2 type=complete variable=xrefs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:30" status="valid" parentFunction="mpccore" variable="xrefs" isDirective="0" options="dim=1 type=complete variable=xrefs"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:32" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:34" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:41" status="warning" parentFunction="mpccore" variable="Yref" isDirective="0" options="dim=2 type=complete variable=Yref">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'Yref'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:54" status="warning" parentFunction="mpccore" variable="Vk" isDirective="0" options="dim=2 type=complete variable=Vk">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'Vk'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:63" status="warning" parentFunction="mpccore" variable="Xk" isDirective="0" options="dim=2 type=complete variable=Xk">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'Xk'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:129" status="valid" parentFunction="mpccore" variable="UpsilonT" isDirective="0" options="dim=2 type=complete variable=UpsilonT"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:130" status="valid" parentFunction="mpccore" variable="UpsilonT" isDirective="0" options="dim=1 type=complete variable=UpsilonT"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:244" status="valid" parentFunction="mpccore" variable="Psi" isDirective="0" options="dim=2 type=complete variable=Psi"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:245" status="valid" parentFunction="mpccore" variable="Psi" isDirective="0" options="dim=1 type=complete variable=Psi"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:365" status="valid" parentFunction="mpccore" variable="Gamma" isDirective="0" options="dim=2 type=complete variable=Gamma"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:366" status="valid" parentFunction="mpccore" variable="Gamma" isDirective="0" options="dim=1 type=complete variable=Gamma"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:426" status="valid" parentFunction="mpccore" variable="lSTE" isDirective="0" options="dim=2 type=complete variable=lSTE"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:427" status="valid" parentFunction="mpccore" variable="lSTE" isDirective="0" options="dim=1 type=complete variable=lSTE"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:493" status="valid" parentFunction="mpccore" variable="MinusWinv" isDirective="0" options="dim=2 type=complete variable=MinusWinv"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:494" status="valid" parentFunction="mpccore" variable="MinusWinv" isDirective="0" options="dim=1 type=complete variable=MinusWinv"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:562" status="valid" parentFunction="mpccore" variable="H" isDirective="0" options="dim=2 type=complete variable=H"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:563" status="valid" parentFunction="mpccore" variable="H" isDirective="0" options="dim=1 type=complete variable=H"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:581" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:585" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:595" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:599" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:609" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:613" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:621" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:625" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:636" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:640" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:650" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:659" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:663" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:673" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:677" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:687" status="valid" parentFunction="mpccore" variable="UBarUncs" isDirective="0" options="dim=1 type=complete variable=UBarUncs"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:690" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:692" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:703" status="valid" parentFunction="mpccore" variable="Uks" isDirective="0" options="dim=2 type=complete variable=Uks"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:704" status="valid" parentFunction="mpccore" variable="Uks" isDirective="0" options="dim=1 type=complete variable=Uks"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:758" status="valid" parentFunction="mpccore" variable="Jmins" isDirective="0" options="dim=1 type=complete variable=Jmins"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:760" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:767" status="valid" parentFunction="mpccore" variable="CalcNums" isDirective="0" options="dim=1 type=complete variable=CalcNums"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:769" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:773" status="valid" parentFunction="mpccore" variable="nextgates" isDirective="0" options="dim=1 type=complete variable=nextgates"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:775" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:782" status="valid" parentFunction="mpccore" variable="states" isDirective="0" options="dim=1 type=complete variable=states"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:791" status="valid" parentFunction="mpccore" variable="xn_currents" isDirective="0" options="dim=2 type=complete variable=xn_currents"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:792" status="valid" parentFunction="mpccore" variable="xn_currents" isDirective="0" options="dim=1 type=complete variable=xn_currents"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:794" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:796" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:802" status="valid" parentFunction="mpccore" variable="xn_visiteds" isDirective="0" options="dim=3 type=complete variable=xn_visiteds"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:803" status="valid" parentFunction="mpccore" variable="xn_visiteds" isDirective="0" options="dim=2 type=complete variable=xn_visiteds"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:804" status="valid" parentFunction="mpccore" variable="xn_visiteds" isDirective="0" options="dim=1 type=complete variable=xn_visiteds"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:806" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:808" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:814" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:816" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:818" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:825" status="valid" parentFunction="mpccore" variable="indexs" isDirective="0" options="dim=1 type=complete variable=indexs"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:827" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:832" status="valid" parentFunction="mpccore" variable="INIT_indexs" isDirective="0" options="dim=1 type=complete variable=INIT_indexs"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:834" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:844" status="valid" parentFunction="mpccore" variable="branchs" isDirective="0" options="dim=1 type=complete variable=branchs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:851" status="valid" parentFunction="mpccore" variable="INIT_branchs" isDirective="0" options="dim=1 type=complete variable=INIT_branchs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:861" status="valid" parentFunction="mpccore" variable="locations" isDirective="0" options="dim=2 type=complete variable=locations"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:862" status="valid" parentFunction="mpccore" variable="locations" isDirective="0" options="dim=1 type=complete variable=locations"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:875" status="valid" parentFunction="mpccore" variable="J_currents" isDirective="0" options="dim=1 type=complete variable=J_currents"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:877" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:883" status="valid" parentFunction="mpccore" variable="J_visiteds" isDirective="0" options="dim=2 type=complete variable=J_visiteds"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:884" status="valid" parentFunction="mpccore" variable="J_visiteds" isDirective="0" options="dim=1 type=complete variable=J_visiteds"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:886" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:888" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:894" status="valid" parentFunction="mpccore" variable="helpedLists" isDirective="0" options="dim=2 type=complete variable=helpedLists"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:895" status="valid" parentFunction="mpccore" variable="helpedLists" isDirective="0" options="dim=1 type=complete variable=helpedLists"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:897" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:899" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:911" status="valid" parentFunction="mpccore" variable="E" isDirective="0" options="dim=2 type=complete variable=E"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:912" status="valid" parentFunction="mpccore" variable="E" isDirective="0" options="dim=1 type=complete variable=E"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:915" status="valid" parentFunction="mpccore" variable="v_temp" isDirective="0" options="dim=1 type=complete variable=v_temp"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:925" status="valid" parentFunction="mpccore" variable="V_SETs" isDirective="0" options="dim=2 type=complete variable=V_SETs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:926" status="valid" parentFunction="mpccore" variable="V_SETs" isDirective="0" options="dim=1 type=complete variable=V_SETs"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:928" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:945" status="valid" parentFunction="mpccore" variable="assignmentLists" isDirective="0" options="dim=1 type=complete variable=assignmentLists"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:975" status="valid" parentFunction="mpccore" variable="GATE" isDirective="0" options="dim=2 type=complete variable=GATE"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1006" status="valid" parentFunction="mpccore" variable="GATE_unzip" isDirective="0" options="dim=2 type=complete variable=GATE_unzip"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1018" status="valid" parentFunction="mpccore" variable="U_SET" isDirective="0" options="dim=1 type=complete variable=U_SET"/>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1019" status="warning" parentFunction="mpccore" variable="U_SET[0]" isDirective="0" options="variable=U_SET[0] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1020" status="warning" parentFunction="mpccore" variable="U_SET[1]" isDirective="0" options="variable=U_SET[1] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1021" status="warning" parentFunction="mpccore" variable="U_SET[2]" isDirective="0" options="variable=U_SET[2] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1022" status="warning" parentFunction="mpccore" variable="U_SET[3]" isDirective="0" options="variable=U_SET[3] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1023" status="warning" parentFunction="mpccore" variable="U_SET[4]" isDirective="0" options="variable=U_SET[4] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1024" status="warning" parentFunction="mpccore" variable="U_SET[5]" isDirective="0" options="variable=U_SET[5] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1027" status="valid" parentFunction="mpccore" variable="Q_quads" isDirective="0" options="dim=1 type=complete variable=Q_quads"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1034" status="valid" parentFunction="mpccore" variable="Q_quad_moss" isDirective="0" options="dim=1 type=complete variable=Q_quad_moss"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1041" status="valid" parentFunction="mpccore" variable="Q_switchConst_IGBTs" isDirective="0" options="dim=1 type=complete variable=Q_switchConst_IGBTs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1048" status="valid" parentFunction="mpccore" variable="Q_switchConst_MOSs" isDirective="0" options="dim=1 type=complete variable=Q_switchConst_MOSs"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1055" status="valid" parentFunction="mpccore" variable="Q_currentlims" isDirective="0" options="dim=1 type=complete variable=Q_currentlims"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1063" status="valid" parentFunction="mpccore" variable="helper_assignment_numbers" isDirective="0" options="dim=1 type=complete variable=helper_assignment_numbers"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1065" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1149" status="valid" parentFunction="mpccore" variable="getHelperList" isDirective="0" options="dim=1 type=complete variable=getHelperList"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1154" status="valid" parentFunction="mpccore" variable="getWokerList" isDirective="0" options="dim=1 type=complete variable=getWokerList"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1197" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:1263" status="valid" parentFunction="mpccore" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:39" status="valid" parentFunction="threadpe" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:81" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:89" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:181" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:187" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:218" status="valid" parentFunction="threadpe" variable="" isDirective="0" options="II=2"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:240" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:245" status="valid" parentFunction="threadpe" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:278" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:284" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:291" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:300" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:319" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:327" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:338" status="valid" parentFunction="mpcworkstate" variable="u" isDirective="0" options="dim=1 type=complete variable=u"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:340" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:345" status="valid" parentFunction="mpcworkstate" variable="previous_state" isDirective="0" options="dim=1 type=complete variable=previous_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:348" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:353" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:359" status="valid" parentFunction="mpcworkstate" variable="current_state" isDirective="0" options="dim=1 type=complete variable=current_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:361" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:383" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:392" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:399" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:414" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:420" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:431" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:441" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:451" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:458" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:472" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:477" status="valid" parentFunction="mpcworkstate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:506" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:512" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:524" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:542" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:550" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:562" status="valid" parentFunction="mpchelpstate" variable="u" isDirective="0" options="dim=1 type=complete variable=u"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:564" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:569" status="valid" parentFunction="mpchelpstate" variable="previous_state" isDirective="0" options="dim=1 type=complete variable=previous_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:572" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:577" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:583" status="valid" parentFunction="mpchelpstate" variable="current_state" isDirective="0" options="dim=1 type=complete variable=current_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:585" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:607" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:622" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:636" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:641" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:652" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:662" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:678" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:691" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:696" status="valid" parentFunction="mpchelpstate" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:726" status="valid" parentFunction="mpcthread" variable="U_SET" isDirective="0" options="dim=1 type=complete variable=U_SET"/>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:727" status="warning" parentFunction="mpcthread" variable="U_SET[0]" isDirective="0" options="variable=U_SET[0] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:728" status="warning" parentFunction="mpcthread" variable="U_SET[1]" isDirective="0" options="variable=U_SET[1] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:729" status="warning" parentFunction="mpcthread" variable="U_SET[2]" isDirective="0" options="variable=U_SET[2] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:730" status="warning" parentFunction="mpcthread" variable="U_SET[3]" isDirective="0" options="variable=U_SET[3] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:731" status="warning" parentFunction="mpcthread" variable="U_SET[4]" isDirective="0" options="variable=U_SET[4] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:732" status="warning" parentFunction="mpcthread" variable="U_SET[5]" isDirective="0" options="variable=U_SET[5] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:761" status="valid" parentFunction="mpcthread" variable="GATE" isDirective="0" options="dim=2 type=complete variable=GATE"/>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:762" status="warning" parentFunction="mpcthread" variable="GATE[0]" isDirective="0" options="variable=GATE[0] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:763" status="warning" parentFunction="mpcthread" variable="GATE[1]" isDirective="0" options="variable=GATE[1] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:764" status="warning" parentFunction="mpcthread" variable="GATE[2]" isDirective="0" options="variable=GATE[2] core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:838" status="valid" parentFunction="mpcendcondition" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:861" status="valid" parentFunction="mpcallocate_0627" variable="getHelperList_buffer" isDirective="0" options="dim=1 type=complete variable=getHelperList_buffer"/>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:862" status="warning" parentFunction="mpcallocate_0627" variable="getHelperList_buffer" isDirective="0" options="variable=getHelperList_buffer core=RAM_2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:866" status="valid" parentFunction="mpcallocate_0627" variable="getWokerList_buffer" isDirective="0" options="dim=1 type=complete variable=getWokerList_buffer"/>
        <Pragma type="resource" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:867" status="warning" parentFunction="mpcallocate_0627" variable="getWokerList_buffer" isDirective="0" options="variable=getWokerList_buffer core=RAM_2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it."/>
        </Pragma>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:876" status="valid" parentFunction="mpcallocate_0627" variable="states_buffer" isDirective="0" options="dim=1 type=complete variable=states_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:880" status="valid" parentFunction="mpcallocate_0627" variable="branchs_buffer" isDirective="0" options="dim=1 type=complete variable=branchs_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:884" status="valid" parentFunction="mpcallocate_0627" variable="helpedLists_buffer" isDirective="0" options="dim=2 type=complete variable=helpedLists_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:885" status="valid" parentFunction="mpcallocate_0627" variable="helpedLists_buffer" isDirective="0" options="dim=1 type=complete variable=helpedLists_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:888" status="valid" parentFunction="mpcallocate_0627" variable="indexs_buffer" isDirective="0" options="dim=1 type=complete variable=indexs_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:892" status="valid" parentFunction="mpcallocate_0627" variable="assignmentLists_buffer" isDirective="0" options="dim=1 type=complete variable=assignmentLists_buffer"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:897" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:902" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:907" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:912" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:917" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:920" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:928" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1019" status="valid" parentFunction="mpcallocate_0627" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1046" status="valid" parentFunction="matchfunction_0627" variable="getHelperList_buffer" isDirective="0" options="dim=1 type=complete variable=getHelperList_buffer"/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1050" status="valid" parentFunction="matchfunction_0627" variable="getWokerList_buffer" isDirective="0" options="dim=1 type=complete variable=getWokerList_buffer"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1060" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1064" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1071" status="valid" parentFunction="matchfunction_0627" variable="helpnumber_buffer" isDirective="0" options="dim=1 type=complete variable=helpnumber_buffer"/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1087" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1104" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1109" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1112" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1128" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1138" status="valid" parentFunction="matchfunction_0627" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1156" status="valid" parentFunction="workerallocationfrequency" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1202" status="valid" parentFunction="simplifycal" variable="u" isDirective="0" options="dim=1 type=complete variable=u"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1204" status="valid" parentFunction="simplifycal" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1210" status="valid" parentFunction="simplifycal" variable="previous_state" isDirective="0" options="dim=1 type=complete variable=previous_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1212" status="valid" parentFunction="simplifycal" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1218" status="valid" parentFunction="simplifycal" variable="current_state" isDirective="0" options="dim=1 type=complete variable=current_state"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1220" status="valid" parentFunction="simplifycal" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1226" status="valid" parentFunction="simplifycal" variable="xn_currentNew" isDirective="0" options="dim=1 type=complete variable=xn_currentNew"/>
        <Pragma type="unroll" location="PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:1228" status="valid" parentFunction="simplifycal" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

