<stg><name>pop</name>


<trans_list>

<trans id="6927" from="1" to="2">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6928" from="2" to="3">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6929" from="3" to="4">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6930" from="4" to="5">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6931" from="5" to="6">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6932" from="6" to="7">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6933" from="7" to="8">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6934" from="8" to="9">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6935" from="9" to="10">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6936" from="10" to="11">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6937" from="11" to="12">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6938" from="12" to="13">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6939" from="13" to="14">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6940" from="14" to="15">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6941" from="15" to="16">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6942" from="16" to="17">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6943" from="17" to="18">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6944" from="18" to="19">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6945" from="19" to="20">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6946" from="20" to="21">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6947" from="21" to="22">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6948" from="22" to="23">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6949" from="23" to="24">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6950" from="24" to="25">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6951" from="25" to="26">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6952" from="26" to="27">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6953" from="27" to="28">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6954" from="28" to="29">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6955" from="29" to="30">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6956" from="30" to="31">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6957" from="31" to="32">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6958" from="32" to="33">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6959" from="33" to="34">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6960" from="34" to="35">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6961" from="35" to="36">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6962" from="36" to="37">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6963" from="37" to="38">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6964" from="38" to="39">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6965" from="39" to="40">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6966" from="40" to="41">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6967" from="41" to="42">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6968" from="42" to="43">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6969" from="43" to="44">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6970" from="44" to="45">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6971" from="45" to="46">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6972" from="46" to="47">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6973" from="47" to="48">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6974" from="48" to="49">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6975" from="49" to="50">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6976" from="50" to="51">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6977" from="51" to="52">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6978" from="52" to="53">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6979" from="53" to="54">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6980" from="54" to="55">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6981" from="55" to="56">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6982" from="56" to="57">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6983" from="57" to="58">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6984" from="58" to="59">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6985" from="59" to="60">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6986" from="60" to="61">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6987" from="61" to="62">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6988" from="62" to="63">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6989" from="63" to="64">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6990" from="64" to="65">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6991" from="65" to="66">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6992" from="66" to="67">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6993" from="67" to="68">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6994" from="68" to="69">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6995" from="69" to="70">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6996" from="70" to="71">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6997" from="71" to="72">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="72" to="73">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="73" to="74">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7000" from="74" to="75">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="75" to="76">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="76" to="77">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="77" to="78">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="78" to="79">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="79" to="80">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="80" to="81">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7007" from="81" to="82">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7008" from="82" to="83">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7009" from="83" to="84">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7010" from="84" to="85">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7011" from="85" to="86">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7012" from="86" to="87">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7013" from="87" to="88">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7014" from="88" to="89">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7015" from="89" to="90">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7016" from="90" to="91">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7017" from="91" to="92">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7018" from="92" to="93">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7019" from="93" to="94">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7020" from="94" to="95">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="95" to="96">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="96" to="97">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="97" to="98">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7024" from="98" to="99">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="99" to="100">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="100" to="101">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="101" to="102">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="102" to="103">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="103" to="104">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="104" to="105">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7031" from="105" to="106">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7032" from="106" to="107">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7033" from="107" to="108">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7034" from="108" to="109">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7035" from="109" to="110">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7036" from="110" to="111">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7037" from="111" to="112">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7038" from="112" to="113">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7039" from="113" to="114">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7040" from="114" to="115">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7041" from="115" to="116">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7042" from="116" to="117">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7043" from="117" to="118">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7044" from="118" to="119">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="119" to="120">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="120" to="121">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="121" to="122">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7048" from="122" to="123">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="123" to="124">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="124" to="125">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="125" to="126">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="126" to="127">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="127" to="128">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="128" to="129">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7055" from="129" to="130">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7056" from="130" to="131">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7057" from="131" to="132">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7058" from="132" to="133">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7059" from="133" to="134">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7060" from="134" to="135">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7061" from="135" to="136">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7062" from="136" to="137">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7063" from="137" to="138">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7064" from="138" to="139">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7065" from="139" to="140">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7066" from="140" to="141">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7067" from="141" to="142">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7068" from="142" to="143">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="143" to="144">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="144" to="145">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="145" to="146">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7072" from="146" to="147">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="147" to="148">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="148" to="149">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="149" to="150">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="150" to="151">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="151" to="152">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="152" to="153">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7079" from="153" to="154">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7080" from="154" to="155">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7081" from="155" to="156">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7082" from="156" to="157">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7083" from="157" to="158">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7084" from="158" to="159">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7085" from="159" to="160">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7086" from="160" to="161">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7087" from="161" to="162">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7088" from="162" to="163">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7089" from="163" to="164">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7090" from="164" to="165">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7091" from="165" to="166">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7092" from="166" to="167">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7093" from="167" to="168">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7094" from="168" to="169">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7095" from="169" to="170">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7096" from="170" to="171">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7097" from="171" to="172">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7098" from="172" to="173">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7099" from="173" to="174">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7100" from="174" to="175">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7101" from="175" to="176">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7102" from="176" to="177">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7103" from="177" to="178">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7104" from="178" to="179">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7105" from="179" to="180">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7106" from="180" to="181">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7107" from="181" to="182">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7108" from="182" to="183">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7109" from="183" to="184">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7110" from="184" to="185">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7111" from="185" to="186">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7112" from="186" to="187">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7113" from="187" to="188">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7114" from="188" to="189">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7115" from="189" to="190">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7116" from="190" to="191">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7117" from="191" to="192">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7118" from="192" to="193">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7119" from="193" to="194">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7120" from="194" to="195">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7121" from="195" to="196">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7122" from="196" to="197">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7123" from="197" to="198">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7124" from="198" to="199">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7125" from="199" to="200">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7126" from="200" to="201">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7127" from="201" to="202">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7434" from="202" to="203">
<condition id="1023">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7435" from="202" to="202">
<condition id="1024">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7130" from="203" to="204">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7131" from="204" to="205">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7132" from="205" to="206">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7133" from="206" to="207">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7134" from="207" to="208">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7135" from="208" to="209">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7136" from="209" to="210">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7137" from="210" to="211">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7138" from="211" to="212">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7139" from="212" to="213">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7140" from="213" to="214">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7141" from="214" to="215">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7142" from="215" to="216">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7143" from="216" to="217">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7144" from="217" to="218">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7145" from="218" to="219">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7146" from="219" to="220">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7147" from="220" to="221">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7148" from="221" to="222">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7149" from="222" to="223">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7150" from="223" to="224">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7151" from="224" to="225">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7152" from="225" to="226">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7153" from="226" to="227">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7154" from="227" to="228">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7155" from="228" to="229">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7156" from="229" to="230">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7157" from="230" to="231">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7158" from="231" to="232">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7159" from="232" to="233">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7160" from="233" to="234">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7161" from="234" to="235">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7162" from="235" to="236">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7163" from="236" to="237">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7164" from="237" to="238">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7165" from="238" to="239">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7166" from="239" to="240">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7167" from="240" to="241">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7168" from="241" to="242">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7169" from="242" to="243">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7170" from="243" to="244">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7171" from="244" to="245">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7172" from="245" to="246">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7173" from="246" to="247">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7174" from="247" to="248">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7175" from="248" to="249">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7176" from="249" to="250">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7177" from="250" to="251">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7178" from="251" to="252">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7179" from="252" to="253">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7180" from="253" to="254">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7181" from="254" to="255">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7182" from="255" to="256">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7183" from="256" to="257">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7184" from="257" to="258">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7185" from="258" to="259">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7186" from="259" to="260">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7187" from="260" to="261">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7188" from="261" to="262">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7189" from="262" to="263">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7190" from="263" to="264">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7191" from="264" to="265">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7192" from="265" to="266">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7193" from="266" to="267">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7194" from="267" to="268">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7195" from="268" to="269">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7196" from="269" to="270">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7197" from="270" to="271">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7198" from="271" to="272">
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7199" from="272" to="273">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7200" from="273" to="274">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7201" from="274" to="275">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7202" from="275" to="276">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7203" from="276" to="277">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7204" from="277" to="278">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7205" from="278" to="279">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7206" from="279" to="280">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7207" from="280" to="281">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7208" from="281" to="282">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7209" from="282" to="283">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7210" from="283" to="284">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7211" from="284" to="285">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7212" from="285" to="286">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7213" from="286" to="287">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7214" from="287" to="288">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7215" from="288" to="289">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7216" from="289" to="290">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7217" from="290" to="291">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7218" from="291" to="292">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7219" from="292" to="293">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7220" from="293" to="294">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7221" from="294" to="295">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7222" from="295" to="296">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7223" from="296" to="297">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7224" from="297" to="298">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7225" from="298" to="299">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7226" from="299" to="300">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7227" from="300" to="301">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7228" from="301" to="302">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7229" from="302" to="303">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7230" from="303" to="304">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7231" from="304" to="305">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7232" from="305" to="306">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7233" from="306" to="307">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7234" from="307" to="308">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7235" from="308" to="309">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7236" from="309" to="310">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7237" from="310" to="311">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7238" from="311" to="312">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7239" from="312" to="313">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7240" from="313" to="314">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7241" from="314" to="315">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7242" from="315" to="316">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7243" from="316" to="317">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7244" from="317" to="318">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7245" from="318" to="319">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7246" from="319" to="320">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7247" from="320" to="321">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7248" from="321" to="322">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7249" from="322" to="323">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7250" from="323" to="324">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7251" from="324" to="325">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7252" from="325" to="326">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7253" from="326" to="327">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7254" from="327" to="328">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7255" from="328" to="329">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7256" from="329" to="330">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7257" from="330" to="331">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7258" from="331" to="332">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7259" from="332" to="333">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7260" from="333" to="334">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7261" from="334" to="335">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7262" from="335" to="336">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7263" from="336" to="337">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7264" from="337" to="338">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7265" from="338" to="339">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7266" from="339" to="340">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7267" from="340" to="341">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7268" from="341" to="342">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7269" from="342" to="343">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7270" from="343" to="344">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7271" from="344" to="345">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7272" from="345" to="346">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7273" from="346" to="347">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7274" from="347" to="348">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7275" from="348" to="349">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7276" from="349" to="350">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7277" from="350" to="351">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7278" from="351" to="352">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7279" from="352" to="353">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7280" from="353" to="354">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7281" from="354" to="355">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7282" from="355" to="356">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7283" from="356" to="357">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7284" from="357" to="358">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7285" from="358" to="359">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7286" from="359" to="360">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7287" from="360" to="361">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7288" from="361" to="362">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7289" from="362" to="363">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7290" from="363" to="364">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7291" from="364" to="365">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7292" from="365" to="366">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7293" from="366" to="367">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7294" from="367" to="368">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7295" from="368" to="369">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7296" from="369" to="370">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7297" from="370" to="371">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7298" from="371" to="372">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7299" from="372" to="373">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7300" from="373" to="374">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7301" from="374" to="375">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7302" from="375" to="376">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7303" from="376" to="377">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7304" from="377" to="378">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7305" from="378" to="379">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7306" from="379" to="380">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7307" from="380" to="381">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7308" from="381" to="382">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7309" from="382" to="383">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="383" to="384">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7311" from="384" to="385">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7312" from="385" to="386">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7313" from="386" to="387">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7314" from="387" to="388">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7315" from="388" to="389">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7316" from="389" to="390">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7317" from="390" to="391">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7318" from="391" to="392">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7319" from="392" to="393">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7320" from="393" to="394">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7321" from="394" to="395">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7322" from="395" to="396">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7323" from="396" to="397">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7324" from="397" to="398">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7325" from="398" to="399">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7326" from="399" to="400">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7327" from="400" to="401">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7328" from="401" to="402">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7329" from="402" to="403">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7330" from="403" to="404">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7331" from="404" to="405">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7332" from="405" to="406">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7333" from="406" to="407">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7334" from="407" to="408">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7335" from="408" to="409">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7336" from="409" to="410">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7337" from="410" to="411">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7338" from="411" to="412">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7339" from="412" to="413">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7340" from="413" to="414">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7341" from="414" to="415">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7342" from="415" to="416">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7343" from="416" to="417">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7344" from="417" to="418">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7345" from="418" to="419">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7346" from="419" to="420">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7347" from="420" to="421">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7348" from="421" to="422">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7349" from="422" to="423">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7350" from="423" to="424">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7351" from="424" to="425">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7352" from="425" to="426">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7353" from="426" to="427">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7354" from="427" to="428">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7355" from="428" to="429">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7356" from="429" to="430">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7357" from="430" to="431">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7358" from="431" to="432">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7359" from="432" to="433">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7360" from="433" to="434">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7361" from="434" to="435">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7362" from="435" to="436">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7363" from="436" to="437">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7364" from="437" to="438">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7365" from="438" to="439">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7366" from="439" to="440">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7367" from="440" to="441">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7368" from="441" to="442">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7369" from="442" to="443">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7370" from="443" to="444">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7371" from="444" to="445">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7372" from="445" to="446">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7373" from="446" to="447">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7374" from="447" to="448">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7375" from="448" to="449">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7376" from="449" to="450">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7377" from="450" to="451">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7378" from="451" to="452">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7379" from="452" to="453">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7380" from="453" to="454">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7381" from="454" to="455">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7382" from="455" to="456">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7383" from="456" to="457">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7384" from="457" to="458">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7385" from="458" to="459">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7386" from="459" to="460">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7387" from="460" to="461">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7388" from="461" to="462">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7389" from="462" to="463">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7390" from="463" to="464">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7391" from="464" to="465">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7392" from="465" to="466">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7393" from="466" to="467">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7394" from="467" to="468">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7395" from="468" to="469">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7396" from="469" to="470">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7397" from="470" to="471">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7398" from="471" to="472">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7399" from="472" to="473">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7400" from="473" to="474">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7401" from="474" to="475">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7402" from="475" to="476">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7403" from="476" to="477">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7404" from="477" to="478">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7405" from="478" to="479">
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7406" from="479" to="480">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7407" from="480" to="481">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7408" from="481" to="482">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7409" from="482" to="483">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7410" from="483" to="484">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7411" from="484" to="485">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7412" from="485" to="486">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7413" from="486" to="487">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7414" from="487" to="488">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7415" from="488" to="489">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7416" from="489" to="490">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7417" from="490" to="491">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7418" from="491" to="492">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7419" from="492" to="493">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7420" from="493" to="494">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7421" from="494" to="495">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7422" from="495" to="496">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7423" from="496" to="497">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7424" from="497" to="498">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7425" from="498" to="499">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7426" from="499" to="500">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7427" from="500" to="501">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7428" from="501" to="502">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7429" from="502" to="503">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7430" from="503" to="504">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7431" from="504" to="505">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7432" from="505" to="506">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="507" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %queueData_priority_load = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
:2  %queueData_data_load = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32">
<![CDATA[
:5  %queueData_priority_load_1 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_1"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32">
<![CDATA[
:7  %queueData_data_load_1 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="511" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %queueData_priority_load = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
:2  %queueData_data_load = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %queueData_priority_load, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %queueData_data_load, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32">
<![CDATA[
:5  %queueData_priority_load_1 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_1"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %queueData_priority_load_1, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32">
<![CDATA[
:7  %queueData_data_load_1 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_1"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %queueData_data_load_1, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32">
<![CDATA[
:9  %queueData_priority_load_2 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_2"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32">
<![CDATA[
:11  %queueData_data_load_2 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_2"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32">
<![CDATA[
:13  %queueData_priority_load_3 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_3"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
:15  %queueData_data_load_3 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32">
<![CDATA[
:9  %queueData_priority_load_2 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_2"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %queueData_priority_load_2, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32">
<![CDATA[
:11  %queueData_data_load_2 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_2"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %queueData_data_load_2, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32">
<![CDATA[
:13  %queueData_priority_load_3 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_3"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %queueData_priority_load_3, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
:15  %queueData_data_load_3 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_3"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %queueData_data_load_3, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
:17  %queueData_priority_load_4 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_4"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32">
<![CDATA[
:19  %queueData_data_load_4 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_4"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32">
<![CDATA[
:21  %queueData_priority_load_5 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_5"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32">
<![CDATA[
:23  %queueData_data_load_5 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="535" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
:17  %queueData_priority_load_4 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_4"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %queueData_priority_load_4, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32">
<![CDATA[
:19  %queueData_data_load_4 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_4"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %queueData_data_load_4, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32">
<![CDATA[
:21  %queueData_priority_load_5 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_5"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  store i32 %queueData_priority_load_5, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32">
<![CDATA[
:23  %queueData_data_load_5 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_5"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %queueData_data_load_5, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
:25  %queueData_priority_load_6 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_6"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32">
<![CDATA[
:27  %queueData_data_load_6 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_6"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32">
<![CDATA[
:29  %queueData_priority_load_7 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_7"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32">
<![CDATA[
:31  %queueData_data_load_7 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="547" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32">
<![CDATA[
:25  %queueData_priority_load_6 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_6"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store i32 %queueData_priority_load_6, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32">
<![CDATA[
:27  %queueData_data_load_6 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_6"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %queueData_data_load_6, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32">
<![CDATA[
:29  %queueData_priority_load_7 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_7"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  store i32 %queueData_priority_load_7, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32">
<![CDATA[
:31  %queueData_data_load_7 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_7"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  store i32 %queueData_data_load_7, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32">
<![CDATA[
:33  %queueData_priority_load_8 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_8"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32">
<![CDATA[
:35  %queueData_data_load_8 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_8"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:37  %queueData_priority_load_9 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_9"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32">
<![CDATA[
:39  %queueData_data_load_9 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="559" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32">
<![CDATA[
:33  %queueData_priority_load_8 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_8"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 %queueData_priority_load_8, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32">
<![CDATA[
:35  %queueData_data_load_8 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_8"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  store i32 %queueData_data_load_8, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:37  %queueData_priority_load_9 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_9"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  store i32 %queueData_priority_load_9, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32">
<![CDATA[
:39  %queueData_data_load_9 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_9"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  store i32 %queueData_data_load_9, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32">
<![CDATA[
:41  %queueData_priority_load_10 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_10"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:43  %queueData_data_load_10 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_10"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
:45  %queueData_priority_load_11 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_11"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:47  %queueData_data_load_11 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="571" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32">
<![CDATA[
:41  %queueData_priority_load_10 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_10"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  store i32 %queueData_priority_load_10, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
:43  %queueData_data_load_10 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_10"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  store i32 %queueData_data_load_10, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
:45  %queueData_priority_load_11 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_11"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  store i32 %queueData_priority_load_11, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
:47  %queueData_data_load_11 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_11"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  store i32 %queueData_data_load_11, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
:49  %queueData_priority_load_12 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_12"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
:51  %queueData_data_load_12 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_12"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32">
<![CDATA[
:53  %queueData_priority_load_13 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_13"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32">
<![CDATA[
:55  %queueData_data_load_13 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="583" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
:49  %queueData_priority_load_12 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_12"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  store i32 %queueData_priority_load_12, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32">
<![CDATA[
:51  %queueData_data_load_12 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_12"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  store i32 %queueData_data_load_12, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32">
<![CDATA[
:53  %queueData_priority_load_13 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_13"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  store i32 %queueData_priority_load_13, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32">
<![CDATA[
:55  %queueData_data_load_13 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_13"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  store i32 %queueData_data_load_13, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
:57  %queueData_priority_load_14 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_14"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32">
<![CDATA[
:59  %queueData_data_load_14 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_14"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32">
<![CDATA[
:61  %queueData_priority_load_15 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_15"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32">
<![CDATA[
:63  %queueData_data_load_15 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="595" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
:57  %queueData_priority_load_14 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_14"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  store i32 %queueData_priority_load_14, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32">
<![CDATA[
:59  %queueData_data_load_14 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_14"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  store i32 %queueData_data_load_14, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32">
<![CDATA[
:61  %queueData_priority_load_15 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_15"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  store i32 %queueData_priority_load_15, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32">
<![CDATA[
:63  %queueData_data_load_15 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_15"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  store i32 %queueData_data_load_15, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32">
<![CDATA[
:65  %queueData_priority_load_16 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_16"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
:67  %queueData_data_load_16 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_16"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
:69  %queueData_priority_load_17 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_17"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
:71  %queueData_data_load_17 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="607" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32">
<![CDATA[
:65  %queueData_priority_load_16 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_16"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  store i32 %queueData_priority_load_16, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32">
<![CDATA[
:67  %queueData_data_load_16 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_16"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  store i32 %queueData_data_load_16, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
:69  %queueData_priority_load_17 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_17"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  store i32 %queueData_priority_load_17, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32">
<![CDATA[
:71  %queueData_data_load_17 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_17"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  store i32 %queueData_data_load_17, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:73  %queueData_priority_load_18 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_18"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32">
<![CDATA[
:75  %queueData_data_load_18 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_18"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32">
<![CDATA[
:77  %queueData_priority_load_19 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_19"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
:79  %queueData_data_load_19 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="619" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:73  %queueData_priority_load_18 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_18"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  store i32 %queueData_priority_load_18, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32">
<![CDATA[
:75  %queueData_data_load_18 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_18"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  store i32 %queueData_data_load_18, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32">
<![CDATA[
:77  %queueData_priority_load_19 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_19"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  store i32 %queueData_priority_load_19, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
:79  %queueData_data_load_19 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_19"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  store i32 %queueData_data_load_19, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32">
<![CDATA[
:81  %queueData_priority_load_20 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_20"/></StgValue>
</operation>

<operation id="628" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
:83  %queueData_data_load_20 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_20"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
:85  %queueData_priority_load_21 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_21"/></StgValue>
</operation>

<operation id="630" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:87  %queueData_data_load_21 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="631" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32">
<![CDATA[
:81  %queueData_priority_load_20 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_20"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  store i32 %queueData_priority_load_20, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
:83  %queueData_data_load_20 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_20"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  store i32 %queueData_data_load_20, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32">
<![CDATA[
:85  %queueData_priority_load_21 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_21"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  store i32 %queueData_priority_load_21, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:87  %queueData_data_load_21 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_21"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  store i32 %queueData_data_load_21, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
:89  %queueData_priority_load_22 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_22"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32">
<![CDATA[
:91  %queueData_data_load_22 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_22"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:93  %queueData_priority_load_23 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_23"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
:95  %queueData_data_load_23 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="643" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
:89  %queueData_priority_load_22 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_22"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  store i32 %queueData_priority_load_22, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32">
<![CDATA[
:91  %queueData_data_load_22 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_22"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  store i32 %queueData_data_load_22, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:93  %queueData_priority_load_23 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_23"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  store i32 %queueData_priority_load_23, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
:95  %queueData_data_load_23 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_23"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  store i32 %queueData_data_load_23, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:97  %queueData_priority_load_24 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_24"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
:99  %queueData_data_load_24 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_24"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
:101  %queueData_priority_load_25 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_25"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32">
<![CDATA[
:103  %queueData_data_load_25 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="655" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
:97  %queueData_priority_load_24 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_24"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  store i32 %queueData_priority_load_24, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
:99  %queueData_data_load_24 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_24"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  store i32 %queueData_data_load_24, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
:101  %queueData_priority_load_25 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_25"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  store i32 %queueData_priority_load_25, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32">
<![CDATA[
:103  %queueData_data_load_25 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_25"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  store i32 %queueData_data_load_25, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:105  %queueData_priority_load_26 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_26"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32">
<![CDATA[
:107  %queueData_data_load_26 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_26"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
:109  %queueData_priority_load_27 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_27"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
:111  %queueData_data_load_27 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="667" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
:105  %queueData_priority_load_26 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_26"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  store i32 %queueData_priority_load_26, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32">
<![CDATA[
:107  %queueData_data_load_26 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_26"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  store i32 %queueData_data_load_26, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
:109  %queueData_priority_load_27 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_27"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  store i32 %queueData_priority_load_27, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
:111  %queueData_data_load_27 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_27"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  store i32 %queueData_data_load_27, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
:113  %queueData_priority_load_28 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_28"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32">
<![CDATA[
:115  %queueData_data_load_28 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_28"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32">
<![CDATA[
:117  %queueData_priority_load_29 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_29"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32">
<![CDATA[
:119  %queueData_data_load_29 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="679" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
:113  %queueData_priority_load_28 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_28"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  store i32 %queueData_priority_load_28, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32">
<![CDATA[
:115  %queueData_data_load_28 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_28"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  store i32 %queueData_data_load_28, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32">
<![CDATA[
:117  %queueData_priority_load_29 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_29"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  store i32 %queueData_priority_load_29, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32">
<![CDATA[
:119  %queueData_data_load_29 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_29"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  store i32 %queueData_data_load_29, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32">
<![CDATA[
:121  %queueData_priority_load_30 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_30"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
:123  %queueData_data_load_30 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_30"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32">
<![CDATA[
:125  %queueData_priority_load_31 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_31"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32">
<![CDATA[
:127  %queueData_data_load_31 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="691" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32">
<![CDATA[
:121  %queueData_priority_load_30 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_30"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  store i32 %queueData_priority_load_30, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
:123  %queueData_data_load_30 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_30"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  store i32 %queueData_data_load_30, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32">
<![CDATA[
:125  %queueData_priority_load_31 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_31"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  store i32 %queueData_priority_load_31, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32">
<![CDATA[
:127  %queueData_data_load_31 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_31"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  store i32 %queueData_data_load_31, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32">
<![CDATA[
:129  %queueData_priority_load_32 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_32"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32">
<![CDATA[
:131  %queueData_data_load_32 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_32"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32">
<![CDATA[
:133  %queueData_priority_load_33 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_33"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32">
<![CDATA[
:135  %queueData_data_load_33 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="703" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32">
<![CDATA[
:129  %queueData_priority_load_32 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_32"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  store i32 %queueData_priority_load_32, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32">
<![CDATA[
:131  %queueData_data_load_32 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_32"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  store i32 %queueData_data_load_32, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32">
<![CDATA[
:133  %queueData_priority_load_33 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_33"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  store i32 %queueData_priority_load_33, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32">
<![CDATA[
:135  %queueData_data_load_33 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_33"/></StgValue>
</operation>

<operation id="710" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  store i32 %queueData_data_load_33, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32">
<![CDATA[
:137  %queueData_priority_load_34 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_34"/></StgValue>
</operation>

<operation id="712" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32">
<![CDATA[
:139  %queueData_data_load_34 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_34"/></StgValue>
</operation>

<operation id="713" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32">
<![CDATA[
:141  %queueData_priority_load_35 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_35"/></StgValue>
</operation>

<operation id="714" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:143  %queueData_data_load_35 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="715" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32">
<![CDATA[
:137  %queueData_priority_load_34 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_34"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  store i32 %queueData_priority_load_34, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32">
<![CDATA[
:139  %queueData_data_load_34 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_34"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  store i32 %queueData_data_load_34, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32">
<![CDATA[
:141  %queueData_priority_load_35 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_35"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  store i32 %queueData_priority_load_35, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32">
<![CDATA[
:143  %queueData_data_load_35 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_35"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  store i32 %queueData_data_load_35, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:145  %queueData_priority_load_36 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_36"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32">
<![CDATA[
:147  %queueData_data_load_36 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_36"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32">
<![CDATA[
:149  %queueData_priority_load_37 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_37"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32">
<![CDATA[
:151  %queueData_data_load_37 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="727" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:145  %queueData_priority_load_36 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_36"/></StgValue>
</operation>

<operation id="728" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  store i32 %queueData_priority_load_36, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32">
<![CDATA[
:147  %queueData_data_load_36 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_36"/></StgValue>
</operation>

<operation id="730" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  store i32 %queueData_data_load_36, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32">
<![CDATA[
:149  %queueData_priority_load_37 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_37"/></StgValue>
</operation>

<operation id="732" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  store i32 %queueData_priority_load_37, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32">
<![CDATA[
:151  %queueData_data_load_37 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_37"/></StgValue>
</operation>

<operation id="734" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  store i32 %queueData_data_load_37, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32">
<![CDATA[
:153  %queueData_priority_load_38 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_38"/></StgValue>
</operation>

<operation id="736" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:155  %queueData_data_load_38 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_38"/></StgValue>
</operation>

<operation id="737" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32">
<![CDATA[
:157  %queueData_priority_load_39 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_39"/></StgValue>
</operation>

<operation id="738" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
:159  %queueData_data_load_39 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="739" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32">
<![CDATA[
:153  %queueData_priority_load_38 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_38"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  store i32 %queueData_priority_load_38, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:155  %queueData_data_load_38 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_38"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156  store i32 %queueData_data_load_38, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32">
<![CDATA[
:157  %queueData_priority_load_39 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_39"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  store i32 %queueData_priority_load_39, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32">
<![CDATA[
:159  %queueData_data_load_39 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_39"/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  store i32 %queueData_data_load_39, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32">
<![CDATA[
:161  %queueData_priority_load_40 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_40"/></StgValue>
</operation>

<operation id="748" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
:163  %queueData_data_load_40 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_40"/></StgValue>
</operation>

<operation id="749" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
:165  %queueData_priority_load_41 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_41"/></StgValue>
</operation>

<operation id="750" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32">
<![CDATA[
:167  %queueData_data_load_41 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="751" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32">
<![CDATA[
:161  %queueData_priority_load_40 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_40"/></StgValue>
</operation>

<operation id="752" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  store i32 %queueData_priority_load_40, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
:163  %queueData_data_load_40 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_40"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  store i32 %queueData_data_load_40, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
:165  %queueData_priority_load_41 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_41"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166  store i32 %queueData_priority_load_41, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32">
<![CDATA[
:167  %queueData_data_load_41 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_41"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  store i32 %queueData_data_load_41, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32">
<![CDATA[
:169  %queueData_priority_load_42 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_42"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32">
<![CDATA[
:171  %queueData_data_load_42 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_42"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
:173  %queueData_priority_load_43 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_43"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
:175  %queueData_data_load_43 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="763" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32">
<![CDATA[
:169  %queueData_priority_load_42 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_42"/></StgValue>
</operation>

<operation id="764" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  store i32 %queueData_priority_load_42, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32">
<![CDATA[
:171  %queueData_data_load_42 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_42"/></StgValue>
</operation>

<operation id="766" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  store i32 %queueData_data_load_42, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
:173  %queueData_priority_load_43 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_43"/></StgValue>
</operation>

<operation id="768" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174  store i32 %queueData_priority_load_43, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32">
<![CDATA[
:175  %queueData_data_load_43 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_43"/></StgValue>
</operation>

<operation id="770" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  store i32 %queueData_data_load_43, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32">
<![CDATA[
:177  %queueData_priority_load_44 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_44"/></StgValue>
</operation>

<operation id="772" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32">
<![CDATA[
:179  %queueData_data_load_44 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_44"/></StgValue>
</operation>

<operation id="773" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32">
<![CDATA[
:181  %queueData_priority_load_45 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_45"/></StgValue>
</operation>

<operation id="774" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32">
<![CDATA[
:183  %queueData_data_load_45 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="775" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32">
<![CDATA[
:177  %queueData_priority_load_44 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_44"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  store i32 %queueData_priority_load_44, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32">
<![CDATA[
:179  %queueData_data_load_44 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_44"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180  store i32 %queueData_data_load_44, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32">
<![CDATA[
:181  %queueData_priority_load_45 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_45"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  store i32 %queueData_priority_load_45, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32">
<![CDATA[
:183  %queueData_data_load_45 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_45"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  store i32 %queueData_data_load_45, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32">
<![CDATA[
:185  %queueData_priority_load_46 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_46"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32">
<![CDATA[
:187  %queueData_data_load_46 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_46"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32">
<![CDATA[
:189  %queueData_priority_load_47 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_47"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32">
<![CDATA[
:191  %queueData_data_load_47 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="787" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32">
<![CDATA[
:185  %queueData_priority_load_46 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_46"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  store i32 %queueData_priority_load_46, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32">
<![CDATA[
:187  %queueData_data_load_46 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_46"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  store i32 %queueData_data_load_46, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32">
<![CDATA[
:189  %queueData_priority_load_47 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_47"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  store i32 %queueData_priority_load_47, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32">
<![CDATA[
:191  %queueData_data_load_47 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_47"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  store i32 %queueData_data_load_47, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32">
<![CDATA[
:193  %queueData_priority_load_48 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_48"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32">
<![CDATA[
:195  %queueData_data_load_48 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_48"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32">
<![CDATA[
:197  %queueData_priority_load_49 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_49"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32">
<![CDATA[
:199  %queueData_data_load_49 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="799" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32">
<![CDATA[
:193  %queueData_priority_load_48 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_48"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:194  store i32 %queueData_priority_load_48, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32">
<![CDATA[
:195  %queueData_data_load_48 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_48"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  store i32 %queueData_data_load_48, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32">
<![CDATA[
:197  %queueData_priority_load_49 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_49"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  store i32 %queueData_priority_load_49, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32">
<![CDATA[
:199  %queueData_data_load_49 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_49"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  store i32 %queueData_data_load_49, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32">
<![CDATA[
:201  %queueData_priority_load_50 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_50"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32">
<![CDATA[
:203  %queueData_data_load_50 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_50"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32">
<![CDATA[
:205  %queueData_priority_load_51 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_51"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32">
<![CDATA[
:207  %queueData_data_load_51 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="811" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32">
<![CDATA[
:201  %queueData_priority_load_50 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_50"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  store i32 %queueData_priority_load_50, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32">
<![CDATA[
:203  %queueData_data_load_50 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_50"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  store i32 %queueData_data_load_50, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32">
<![CDATA[
:205  %queueData_priority_load_51 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_51"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  store i32 %queueData_priority_load_51, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32">
<![CDATA[
:207  %queueData_data_load_51 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_51"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  store i32 %queueData_data_load_51, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
:209  %queueData_priority_load_52 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_52"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32">
<![CDATA[
:211  %queueData_data_load_52 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_52"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32">
<![CDATA[
:213  %queueData_priority_load_53 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_53"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32">
<![CDATA[
:215  %queueData_data_load_53 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="823" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32">
<![CDATA[
:209  %queueData_priority_load_52 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_52"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210  store i32 %queueData_priority_load_52, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32">
<![CDATA[
:211  %queueData_data_load_52 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_52"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  store i32 %queueData_data_load_52, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32">
<![CDATA[
:213  %queueData_priority_load_53 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_53"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  store i32 %queueData_priority_load_53, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32">
<![CDATA[
:215  %queueData_data_load_53 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_53"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:216  store i32 %queueData_data_load_53, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32">
<![CDATA[
:217  %queueData_priority_load_54 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_54"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32">
<![CDATA[
:219  %queueData_data_load_54 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_54"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32">
<![CDATA[
:221  %queueData_priority_load_55 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_55"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32">
<![CDATA[
:223  %queueData_data_load_55 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="835" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32">
<![CDATA[
:217  %queueData_priority_load_54 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_54"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218  store i32 %queueData_priority_load_54, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32">
<![CDATA[
:219  %queueData_data_load_54 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_54"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  store i32 %queueData_data_load_54, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32">
<![CDATA[
:221  %queueData_priority_load_55 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_55"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  store i32 %queueData_priority_load_55, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32">
<![CDATA[
:223  %queueData_data_load_55 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_55"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:224  store i32 %queueData_data_load_55, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
:225  %queueData_priority_load_56 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_56"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32">
<![CDATA[
:227  %queueData_data_load_56 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_56"/></StgValue>
</operation>

<operation id="845" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
:229  %queueData_priority_load_57 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_57"/></StgValue>
</operation>

<operation id="846" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32">
<![CDATA[
:231  %queueData_data_load_57 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="847" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32">
<![CDATA[
:225  %queueData_priority_load_56 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_56"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  store i32 %queueData_priority_load_56, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32">
<![CDATA[
:227  %queueData_data_load_56 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_56"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228  store i32 %queueData_data_load_56, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32">
<![CDATA[
:229  %queueData_priority_load_57 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_57"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230  store i32 %queueData_priority_load_57, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32">
<![CDATA[
:231  %queueData_data_load_57 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_57"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  store i32 %queueData_data_load_57, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32">
<![CDATA[
:233  %queueData_priority_load_58 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_58"/></StgValue>
</operation>

<operation id="856" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32">
<![CDATA[
:235  %queueData_data_load_58 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_58"/></StgValue>
</operation>

<operation id="857" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32">
<![CDATA[
:237  %queueData_priority_load_59 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_59"/></StgValue>
</operation>

<operation id="858" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:239  %queueData_data_load_59 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="859" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32">
<![CDATA[
:233  %queueData_priority_load_58 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_58"/></StgValue>
</operation>

<operation id="860" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  store i32 %queueData_priority_load_58, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32">
<![CDATA[
:235  %queueData_data_load_58 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_58"/></StgValue>
</operation>

<operation id="862" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  store i32 %queueData_data_load_58, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32">
<![CDATA[
:237  %queueData_priority_load_59 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_59"/></StgValue>
</operation>

<operation id="864" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  store i32 %queueData_priority_load_59, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32">
<![CDATA[
:239  %queueData_data_load_59 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_59"/></StgValue>
</operation>

<operation id="866" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  store i32 %queueData_data_load_59, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32">
<![CDATA[
:241  %queueData_priority_load_60 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_60"/></StgValue>
</operation>

<operation id="868" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32">
<![CDATA[
:243  %queueData_data_load_60 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_60"/></StgValue>
</operation>

<operation id="869" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32">
<![CDATA[
:245  %queueData_priority_load_61 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_61"/></StgValue>
</operation>

<operation id="870" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32">
<![CDATA[
:247  %queueData_data_load_61 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="871" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32">
<![CDATA[
:241  %queueData_priority_load_60 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_60"/></StgValue>
</operation>

<operation id="872" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242  store i32 %queueData_priority_load_60, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32">
<![CDATA[
:243  %queueData_data_load_60 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_60"/></StgValue>
</operation>

<operation id="874" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  store i32 %queueData_data_load_60, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32">
<![CDATA[
:245  %queueData_priority_load_61 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_61"/></StgValue>
</operation>

<operation id="876" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246  store i32 %queueData_priority_load_61, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32">
<![CDATA[
:247  %queueData_data_load_61 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_61"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  store i32 %queueData_data_load_61, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32">
<![CDATA[
:249  %queueData_priority_load_62 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_62"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32">
<![CDATA[
:251  %queueData_data_load_62 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_62"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
:253  %queueData_priority_load_63 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_63"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32">
<![CDATA[
:255  %queueData_data_load_63 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="883" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32">
<![CDATA[
:249  %queueData_priority_load_62 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_62"/></StgValue>
</operation>

<operation id="884" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  store i32 %queueData_priority_load_62, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32">
<![CDATA[
:251  %queueData_data_load_62 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_62"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  store i32 %queueData_data_load_62, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
:253  %queueData_priority_load_63 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_63"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  store i32 %queueData_priority_load_63, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32">
<![CDATA[
:255  %queueData_data_load_63 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_63"/></StgValue>
</operation>

<operation id="890" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  store i32 %queueData_data_load_63, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32">
<![CDATA[
:257  %queueData_priority_load_64 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_64"/></StgValue>
</operation>

<operation id="892" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32">
<![CDATA[
:259  %queueData_data_load_64 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_64"/></StgValue>
</operation>

<operation id="893" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32">
<![CDATA[
:261  %queueData_priority_load_65 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_65"/></StgValue>
</operation>

<operation id="894" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32">
<![CDATA[
:263  %queueData_data_load_65 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="895" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32">
<![CDATA[
:257  %queueData_priority_load_64 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_64"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258  store i32 %queueData_priority_load_64, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32">
<![CDATA[
:259  %queueData_data_load_64 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_64"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  store i32 %queueData_data_load_64, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32">
<![CDATA[
:261  %queueData_priority_load_65 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_65"/></StgValue>
</operation>

<operation id="900" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  store i32 %queueData_priority_load_65, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32">
<![CDATA[
:263  %queueData_data_load_65 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_65"/></StgValue>
</operation>

<operation id="902" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  store i32 %queueData_data_load_65, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32">
<![CDATA[
:265  %queueData_priority_load_66 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_66"/></StgValue>
</operation>

<operation id="904" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32">
<![CDATA[
:267  %queueData_data_load_66 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_66"/></StgValue>
</operation>

<operation id="905" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32">
<![CDATA[
:269  %queueData_priority_load_67 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_67"/></StgValue>
</operation>

<operation id="906" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32">
<![CDATA[
:271  %queueData_data_load_67 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="907" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32">
<![CDATA[
:265  %queueData_priority_load_66 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_66"/></StgValue>
</operation>

<operation id="908" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  store i32 %queueData_priority_load_66, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32">
<![CDATA[
:267  %queueData_data_load_66 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_66"/></StgValue>
</operation>

<operation id="910" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  store i32 %queueData_data_load_66, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32">
<![CDATA[
:269  %queueData_priority_load_67 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_67"/></StgValue>
</operation>

<operation id="912" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  store i32 %queueData_priority_load_67, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32">
<![CDATA[
:271  %queueData_data_load_67 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_67"/></StgValue>
</operation>

<operation id="914" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  store i32 %queueData_data_load_67, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32">
<![CDATA[
:273  %queueData_priority_load_68 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_68"/></StgValue>
</operation>

<operation id="916" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
:275  %queueData_data_load_68 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_68"/></StgValue>
</operation>

<operation id="917" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32">
<![CDATA[
:277  %queueData_priority_load_69 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_69"/></StgValue>
</operation>

<operation id="918" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32">
<![CDATA[
:279  %queueData_data_load_69 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_69"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="919" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32">
<![CDATA[
:273  %queueData_priority_load_68 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_68"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  store i32 %queueData_priority_load_68, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
:275  %queueData_data_load_68 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_68"/></StgValue>
</operation>

<operation id="922" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  store i32 %queueData_data_load_68, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32">
<![CDATA[
:277  %queueData_priority_load_69 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_69"/></StgValue>
</operation>

<operation id="924" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  store i32 %queueData_priority_load_69, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32">
<![CDATA[
:279  %queueData_data_load_69 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_69"/></StgValue>
</operation>

<operation id="926" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  store i32 %queueData_data_load_69, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32">
<![CDATA[
:281  %queueData_priority_load_70 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_70"/></StgValue>
</operation>

<operation id="928" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32">
<![CDATA[
:283  %queueData_data_load_70 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_70"/></StgValue>
</operation>

<operation id="929" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32">
<![CDATA[
:285  %queueData_priority_load_71 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_71"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32">
<![CDATA[
:287  %queueData_data_load_71 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_71"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="931" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32">
<![CDATA[
:281  %queueData_priority_load_70 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_70"/></StgValue>
</operation>

<operation id="932" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  store i32 %queueData_priority_load_70, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32">
<![CDATA[
:283  %queueData_data_load_70 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_70"/></StgValue>
</operation>

<operation id="934" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:284  store i32 %queueData_data_load_70, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32">
<![CDATA[
:285  %queueData_priority_load_71 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_71"/></StgValue>
</operation>

<operation id="936" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  store i32 %queueData_priority_load_71, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32">
<![CDATA[
:287  %queueData_data_load_71 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_71"/></StgValue>
</operation>

<operation id="938" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:288  store i32 %queueData_data_load_71, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32">
<![CDATA[
:289  %queueData_priority_load_72 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_72"/></StgValue>
</operation>

<operation id="940" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
:291  %queueData_data_load_72 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_72"/></StgValue>
</operation>

<operation id="941" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32">
<![CDATA[
:293  %queueData_priority_load_73 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_73"/></StgValue>
</operation>

<operation id="942" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
:295  %queueData_data_load_73 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="943" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32">
<![CDATA[
:289  %queueData_priority_load_72 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_72"/></StgValue>
</operation>

<operation id="944" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290  store i32 %queueData_priority_load_72, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32">
<![CDATA[
:291  %queueData_data_load_72 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_72"/></StgValue>
</operation>

<operation id="946" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  store i32 %queueData_data_load_72, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32">
<![CDATA[
:293  %queueData_priority_load_73 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_73"/></StgValue>
</operation>

<operation id="948" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:294  store i32 %queueData_priority_load_73, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
:295  %queueData_data_load_73 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_73"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:296  store i32 %queueData_data_load_73, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32">
<![CDATA[
:297  %queueData_priority_load_74 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_74"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32">
<![CDATA[
:299  %queueData_data_load_74 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_74"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32">
<![CDATA[
:301  %queueData_priority_load_75 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_75"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32">
<![CDATA[
:303  %queueData_data_load_75 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_75"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="955" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32">
<![CDATA[
:297  %queueData_priority_load_74 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_74"/></StgValue>
</operation>

<operation id="956" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  store i32 %queueData_priority_load_74, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32">
<![CDATA[
:299  %queueData_data_load_74 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_74"/></StgValue>
</operation>

<operation id="958" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  store i32 %queueData_data_load_74, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32">
<![CDATA[
:301  %queueData_priority_load_75 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_75"/></StgValue>
</operation>

<operation id="960" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  store i32 %queueData_priority_load_75, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32">
<![CDATA[
:303  %queueData_data_load_75 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_75"/></StgValue>
</operation>

<operation id="962" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  store i32 %queueData_data_load_75, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32">
<![CDATA[
:305  %queueData_priority_load_76 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_76"/></StgValue>
</operation>

<operation id="964" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32">
<![CDATA[
:307  %queueData_data_load_76 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_76"/></StgValue>
</operation>

<operation id="965" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32">
<![CDATA[
:309  %queueData_priority_load_77 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_77"/></StgValue>
</operation>

<operation id="966" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32">
<![CDATA[
:311  %queueData_data_load_77 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_77"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="967" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32">
<![CDATA[
:305  %queueData_priority_load_76 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_76"/></StgValue>
</operation>

<operation id="968" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:306  store i32 %queueData_priority_load_76, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32">
<![CDATA[
:307  %queueData_data_load_76 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_76"/></StgValue>
</operation>

<operation id="970" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:308  store i32 %queueData_data_load_76, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32">
<![CDATA[
:309  %queueData_priority_load_77 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_77"/></StgValue>
</operation>

<operation id="972" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  store i32 %queueData_priority_load_77, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32">
<![CDATA[
:311  %queueData_data_load_77 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_77"/></StgValue>
</operation>

<operation id="974" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:312  store i32 %queueData_data_load_77, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32">
<![CDATA[
:313  %queueData_priority_load_78 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_78"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32">
<![CDATA[
:315  %queueData_data_load_78 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_78"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32">
<![CDATA[
:317  %queueData_priority_load_79 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_79"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32">
<![CDATA[
:319  %queueData_data_load_79 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="979" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32">
<![CDATA[
:313  %queueData_priority_load_78 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_78"/></StgValue>
</operation>

<operation id="980" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:314  store i32 %queueData_priority_load_78, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32">
<![CDATA[
:315  %queueData_data_load_78 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_78"/></StgValue>
</operation>

<operation id="982" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  store i32 %queueData_data_load_78, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32">
<![CDATA[
:317  %queueData_priority_load_79 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_79"/></StgValue>
</operation>

<operation id="984" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:318  store i32 %queueData_priority_load_79, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32">
<![CDATA[
:319  %queueData_data_load_79 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_79"/></StgValue>
</operation>

<operation id="986" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:320  store i32 %queueData_data_load_79, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32">
<![CDATA[
:321  %queueData_priority_load_80 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_80"/></StgValue>
</operation>

<operation id="988" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32">
<![CDATA[
:323  %queueData_data_load_80 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_80"/></StgValue>
</operation>

<operation id="989" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32">
<![CDATA[
:325  %queueData_priority_load_81 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_81"/></StgValue>
</operation>

<operation id="990" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32">
<![CDATA[
:327  %queueData_data_load_81 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_81"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="991" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32">
<![CDATA[
:321  %queueData_priority_load_80 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_80"/></StgValue>
</operation>

<operation id="992" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  store i32 %queueData_priority_load_80, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32">
<![CDATA[
:323  %queueData_data_load_80 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_80"/></StgValue>
</operation>

<operation id="994" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:324  store i32 %queueData_data_load_80, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32">
<![CDATA[
:325  %queueData_priority_load_81 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_81"/></StgValue>
</operation>

<operation id="996" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:326  store i32 %queueData_priority_load_81, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32">
<![CDATA[
:327  %queueData_data_load_81 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_81"/></StgValue>
</operation>

<operation id="998" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  store i32 %queueData_data_load_81, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32">
<![CDATA[
:329  %queueData_priority_load_82 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_82"/></StgValue>
</operation>

<operation id="1000" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32">
<![CDATA[
:331  %queueData_data_load_82 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_82"/></StgValue>
</operation>

<operation id="1001" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32">
<![CDATA[
:333  %queueData_priority_load_83 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_83"/></StgValue>
</operation>

<operation id="1002" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:335  %queueData_data_load_83 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_83"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1003" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32">
<![CDATA[
:329  %queueData_priority_load_82 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_82"/></StgValue>
</operation>

<operation id="1004" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330  store i32 %queueData_priority_load_82, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32">
<![CDATA[
:331  %queueData_data_load_82 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_82"/></StgValue>
</operation>

<operation id="1006" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  store i32 %queueData_data_load_82, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32">
<![CDATA[
:333  %queueData_priority_load_83 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_83"/></StgValue>
</operation>

<operation id="1008" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  store i32 %queueData_priority_load_83, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32">
<![CDATA[
:335  %queueData_data_load_83 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_83"/></StgValue>
</operation>

<operation id="1010" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:336  store i32 %queueData_data_load_83, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32">
<![CDATA[
:337  %queueData_priority_load_84 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_84"/></StgValue>
</operation>

<operation id="1012" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32">
<![CDATA[
:339  %queueData_data_load_84 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_84"/></StgValue>
</operation>

<operation id="1013" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
:341  %queueData_priority_load_85 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_85"/></StgValue>
</operation>

<operation id="1014" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32">
<![CDATA[
:343  %queueData_data_load_85 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_85"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1015" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32">
<![CDATA[
:337  %queueData_priority_load_84 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_84"/></StgValue>
</operation>

<operation id="1016" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:338  store i32 %queueData_priority_load_84, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32">
<![CDATA[
:339  %queueData_data_load_84 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_84"/></StgValue>
</operation>

<operation id="1018" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  store i32 %queueData_data_load_84, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32">
<![CDATA[
:341  %queueData_priority_load_85 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_85"/></StgValue>
</operation>

<operation id="1020" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:342  store i32 %queueData_priority_load_85, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32">
<![CDATA[
:343  %queueData_data_load_85 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_85"/></StgValue>
</operation>

<operation id="1022" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344  store i32 %queueData_data_load_85, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32">
<![CDATA[
:345  %queueData_priority_load_86 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_86"/></StgValue>
</operation>

<operation id="1024" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32">
<![CDATA[
:347  %queueData_data_load_86 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_86"/></StgValue>
</operation>

<operation id="1025" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32">
<![CDATA[
:349  %queueData_priority_load_87 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_87"/></StgValue>
</operation>

<operation id="1026" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32">
<![CDATA[
:351  %queueData_data_load_87 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_87"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1027" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32">
<![CDATA[
:345  %queueData_priority_load_86 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_86"/></StgValue>
</operation>

<operation id="1028" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  store i32 %queueData_priority_load_86, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32">
<![CDATA[
:347  %queueData_data_load_86 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_86"/></StgValue>
</operation>

<operation id="1030" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:348  store i32 %queueData_data_load_86, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32">
<![CDATA[
:349  %queueData_priority_load_87 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_87"/></StgValue>
</operation>

<operation id="1032" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:350  store i32 %queueData_priority_load_87, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32">
<![CDATA[
:351  %queueData_data_load_87 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_87"/></StgValue>
</operation>

<operation id="1034" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  store i32 %queueData_data_load_87, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32">
<![CDATA[
:353  %queueData_priority_load_88 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_88"/></StgValue>
</operation>

<operation id="1036" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32">
<![CDATA[
:355  %queueData_data_load_88 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_88"/></StgValue>
</operation>

<operation id="1037" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
:357  %queueData_priority_load_89 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_89"/></StgValue>
</operation>

<operation id="1038" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32">
<![CDATA[
:359  %queueData_data_load_89 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_89"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1039" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32">
<![CDATA[
:353  %queueData_priority_load_88 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_88"/></StgValue>
</operation>

<operation id="1040" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  store i32 %queueData_priority_load_88, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32">
<![CDATA[
:355  %queueData_data_load_88 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_88"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:356  store i32 %queueData_data_load_88, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32">
<![CDATA[
:357  %queueData_priority_load_89 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_89"/></StgValue>
</operation>

<operation id="1044" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  store i32 %queueData_priority_load_89, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32">
<![CDATA[
:359  %queueData_data_load_89 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_89"/></StgValue>
</operation>

<operation id="1046" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:360  store i32 %queueData_data_load_89, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
:361  %queueData_priority_load_90 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_90"/></StgValue>
</operation>

<operation id="1048" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32">
<![CDATA[
:363  %queueData_data_load_90 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_90"/></StgValue>
</operation>

<operation id="1049" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32">
<![CDATA[
:365  %queueData_priority_load_91 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_91"/></StgValue>
</operation>

<operation id="1050" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32">
<![CDATA[
:367  %queueData_data_load_91 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_91"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1051" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32">
<![CDATA[
:361  %queueData_priority_load_90 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_90"/></StgValue>
</operation>

<operation id="1052" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:362  store i32 %queueData_priority_load_90, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32">
<![CDATA[
:363  %queueData_data_load_90 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_90"/></StgValue>
</operation>

<operation id="1054" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  store i32 %queueData_data_load_90, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32">
<![CDATA[
:365  %queueData_priority_load_91 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_91"/></StgValue>
</operation>

<operation id="1056" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:366  store i32 %queueData_priority_load_91, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32">
<![CDATA[
:367  %queueData_data_load_91 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_91"/></StgValue>
</operation>

<operation id="1058" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:368  store i32 %queueData_data_load_91, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32">
<![CDATA[
:369  %queueData_priority_load_92 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_92"/></StgValue>
</operation>

<operation id="1060" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32">
<![CDATA[
:371  %queueData_data_load_92 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_92"/></StgValue>
</operation>

<operation id="1061" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32">
<![CDATA[
:373  %queueData_priority_load_93 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_93"/></StgValue>
</operation>

<operation id="1062" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32">
<![CDATA[
:375  %queueData_data_load_93 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_93"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1063" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32">
<![CDATA[
:369  %queueData_priority_load_92 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_92"/></StgValue>
</operation>

<operation id="1064" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  store i32 %queueData_priority_load_92, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32">
<![CDATA[
:371  %queueData_data_load_92 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_92"/></StgValue>
</operation>

<operation id="1066" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:372  store i32 %queueData_data_load_92, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32">
<![CDATA[
:373  %queueData_priority_load_93 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_93"/></StgValue>
</operation>

<operation id="1068" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:374  store i32 %queueData_priority_load_93, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32">
<![CDATA[
:375  %queueData_data_load_93 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_93"/></StgValue>
</operation>

<operation id="1070" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  store i32 %queueData_data_load_93, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32">
<![CDATA[
:377  %queueData_priority_load_94 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_94"/></StgValue>
</operation>

<operation id="1072" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32">
<![CDATA[
:379  %queueData_data_load_94 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_94"/></StgValue>
</operation>

<operation id="1073" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32">
<![CDATA[
:381  %queueData_priority_load_95 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_95"/></StgValue>
</operation>

<operation id="1074" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32">
<![CDATA[
:383  %queueData_data_load_95 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_95"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1075" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32">
<![CDATA[
:377  %queueData_priority_load_94 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_94"/></StgValue>
</operation>

<operation id="1076" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  store i32 %queueData_priority_load_94, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32">
<![CDATA[
:379  %queueData_data_load_94 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_94"/></StgValue>
</operation>

<operation id="1078" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:380  store i32 %queueData_data_load_94, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32">
<![CDATA[
:381  %queueData_priority_load_95 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_95"/></StgValue>
</operation>

<operation id="1080" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  store i32 %queueData_priority_load_95, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32">
<![CDATA[
:383  %queueData_data_load_95 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_95"/></StgValue>
</operation>

<operation id="1082" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:384  store i32 %queueData_data_load_95, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32">
<![CDATA[
:385  %queueData_priority_load_96 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_96"/></StgValue>
</operation>

<operation id="1084" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32">
<![CDATA[
:387  %queueData_data_load_96 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_96"/></StgValue>
</operation>

<operation id="1085" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32">
<![CDATA[
:389  %queueData_priority_load_97 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_97"/></StgValue>
</operation>

<operation id="1086" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32">
<![CDATA[
:391  %queueData_data_load_97 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_97"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1087" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32">
<![CDATA[
:385  %queueData_priority_load_96 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_96"/></StgValue>
</operation>

<operation id="1088" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:386  store i32 %queueData_priority_load_96, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32">
<![CDATA[
:387  %queueData_data_load_96 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_96"/></StgValue>
</operation>

<operation id="1090" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  store i32 %queueData_data_load_96, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32">
<![CDATA[
:389  %queueData_priority_load_97 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_97"/></StgValue>
</operation>

<operation id="1092" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:390  store i32 %queueData_priority_load_97, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32">
<![CDATA[
:391  %queueData_data_load_97 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_97"/></StgValue>
</operation>

<operation id="1094" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:392  store i32 %queueData_data_load_97, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32">
<![CDATA[
:393  %queueData_priority_load_98 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_98"/></StgValue>
</operation>

<operation id="1096" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32">
<![CDATA[
:395  %queueData_data_load_98 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_98"/></StgValue>
</operation>

<operation id="1097" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32">
<![CDATA[
:397  %queueData_priority_load_99 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_99"/></StgValue>
</operation>

<operation id="1098" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32">
<![CDATA[
:399  %queueData_data_load_99 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_99"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1099" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32">
<![CDATA[
:393  %queueData_priority_load_98 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_98"/></StgValue>
</operation>

<operation id="1100" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  store i32 %queueData_priority_load_98, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32">
<![CDATA[
:395  %queueData_data_load_98 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_98"/></StgValue>
</operation>

<operation id="1102" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:396  store i32 %queueData_data_load_98, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32">
<![CDATA[
:397  %queueData_priority_load_99 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_99"/></StgValue>
</operation>

<operation id="1104" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:398  store i32 %queueData_priority_load_99, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32">
<![CDATA[
:399  %queueData_data_load_99 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_99"/></StgValue>
</operation>

<operation id="1106" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  store i32 %queueData_data_load_99, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32">
<![CDATA[
:401  %queueData_priority_load_100 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_100"/></StgValue>
</operation>

<operation id="1108" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32">
<![CDATA[
:403  %queueData_data_load_100 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_100"/></StgValue>
</operation>

<operation id="1109" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32">
<![CDATA[
:405  %queueData_priority_load_101 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_101"/></StgValue>
</operation>

<operation id="1110" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
:407  %queueData_data_load_101 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_101"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1111" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32">
<![CDATA[
:401  %queueData_priority_load_100 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_100"/></StgValue>
</operation>

<operation id="1112" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:402  store i32 %queueData_priority_load_100, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32">
<![CDATA[
:403  %queueData_data_load_100 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_100"/></StgValue>
</operation>

<operation id="1114" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:404  store i32 %queueData_data_load_100, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32">
<![CDATA[
:405  %queueData_priority_load_101 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_101"/></StgValue>
</operation>

<operation id="1116" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:406  store i32 %queueData_priority_load_101, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32">
<![CDATA[
:407  %queueData_data_load_101 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_101"/></StgValue>
</operation>

<operation id="1118" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:408  store i32 %queueData_data_load_101, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32">
<![CDATA[
:409  %queueData_priority_load_102 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_102"/></StgValue>
</operation>

<operation id="1120" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32">
<![CDATA[
:411  %queueData_data_load_102 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_102"/></StgValue>
</operation>

<operation id="1121" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32">
<![CDATA[
:413  %queueData_priority_load_103 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_103"/></StgValue>
</operation>

<operation id="1122" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32">
<![CDATA[
:415  %queueData_data_load_103 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_103"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1123" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32">
<![CDATA[
:409  %queueData_priority_load_102 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_102"/></StgValue>
</operation>

<operation id="1124" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:410  store i32 %queueData_priority_load_102, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32">
<![CDATA[
:411  %queueData_data_load_102 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_102"/></StgValue>
</operation>

<operation id="1126" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:412  store i32 %queueData_data_load_102, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32">
<![CDATA[
:413  %queueData_priority_load_103 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_103"/></StgValue>
</operation>

<operation id="1128" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:414  store i32 %queueData_priority_load_103, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32">
<![CDATA[
:415  %queueData_data_load_103 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_103"/></StgValue>
</operation>

<operation id="1130" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:416  store i32 %queueData_data_load_103, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32">
<![CDATA[
:417  %queueData_priority_load_104 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_104"/></StgValue>
</operation>

<operation id="1132" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32">
<![CDATA[
:419  %queueData_data_load_104 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_104"/></StgValue>
</operation>

<operation id="1133" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32">
<![CDATA[
:421  %queueData_priority_load_105 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_105"/></StgValue>
</operation>

<operation id="1134" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
:423  %queueData_data_load_105 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_105"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1135" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32">
<![CDATA[
:417  %queueData_priority_load_104 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_104"/></StgValue>
</operation>

<operation id="1136" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:418  store i32 %queueData_priority_load_104, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32">
<![CDATA[
:419  %queueData_data_load_104 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_104"/></StgValue>
</operation>

<operation id="1138" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:420  store i32 %queueData_data_load_104, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32">
<![CDATA[
:421  %queueData_priority_load_105 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_105"/></StgValue>
</operation>

<operation id="1140" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:422  store i32 %queueData_priority_load_105, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32">
<![CDATA[
:423  %queueData_data_load_105 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_105"/></StgValue>
</operation>

<operation id="1142" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  store i32 %queueData_data_load_105, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32">
<![CDATA[
:425  %queueData_priority_load_106 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_106"/></StgValue>
</operation>

<operation id="1144" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
:427  %queueData_data_load_106 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_106"/></StgValue>
</operation>

<operation id="1145" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32">
<![CDATA[
:429  %queueData_priority_load_107 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_107"/></StgValue>
</operation>

<operation id="1146" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32">
<![CDATA[
:431  %queueData_data_load_107 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_107"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1147" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32">
<![CDATA[
:425  %queueData_priority_load_106 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_106"/></StgValue>
</operation>

<operation id="1148" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:426  store i32 %queueData_priority_load_106, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32">
<![CDATA[
:427  %queueData_data_load_106 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_106"/></StgValue>
</operation>

<operation id="1150" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:428  store i32 %queueData_data_load_106, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32">
<![CDATA[
:429  %queueData_priority_load_107 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_107"/></StgValue>
</operation>

<operation id="1152" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:430  store i32 %queueData_priority_load_107, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32">
<![CDATA[
:431  %queueData_data_load_107 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_107"/></StgValue>
</operation>

<operation id="1154" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:432  store i32 %queueData_data_load_107, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32">
<![CDATA[
:433  %queueData_priority_load_108 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_108"/></StgValue>
</operation>

<operation id="1156" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32">
<![CDATA[
:435  %queueData_data_load_108 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_108"/></StgValue>
</operation>

<operation id="1157" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32">
<![CDATA[
:437  %queueData_priority_load_109 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_109"/></StgValue>
</operation>

<operation id="1158" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32">
<![CDATA[
:439  %queueData_data_load_109 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_109"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1159" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32">
<![CDATA[
:433  %queueData_priority_load_108 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_108"/></StgValue>
</operation>

<operation id="1160" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:434  store i32 %queueData_priority_load_108, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32">
<![CDATA[
:435  %queueData_data_load_108 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_108"/></StgValue>
</operation>

<operation id="1162" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:436  store i32 %queueData_data_load_108, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32">
<![CDATA[
:437  %queueData_priority_load_109 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_109"/></StgValue>
</operation>

<operation id="1164" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:438  store i32 %queueData_priority_load_109, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32">
<![CDATA[
:439  %queueData_data_load_109 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_109"/></StgValue>
</operation>

<operation id="1166" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:440  store i32 %queueData_data_load_109, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32">
<![CDATA[
:441  %queueData_priority_load_110 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_110"/></StgValue>
</operation>

<operation id="1168" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32">
<![CDATA[
:443  %queueData_data_load_110 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_110"/></StgValue>
</operation>

<operation id="1169" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32">
<![CDATA[
:445  %queueData_priority_load_111 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_111"/></StgValue>
</operation>

<operation id="1170" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32">
<![CDATA[
:447  %queueData_data_load_111 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_111"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1171" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32">
<![CDATA[
:441  %queueData_priority_load_110 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_110"/></StgValue>
</operation>

<operation id="1172" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:442  store i32 %queueData_priority_load_110, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32">
<![CDATA[
:443  %queueData_data_load_110 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_110"/></StgValue>
</operation>

<operation id="1174" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:444  store i32 %queueData_data_load_110, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32">
<![CDATA[
:445  %queueData_priority_load_111 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_111"/></StgValue>
</operation>

<operation id="1176" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  store i32 %queueData_priority_load_111, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32">
<![CDATA[
:447  %queueData_data_load_111 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_111"/></StgValue>
</operation>

<operation id="1178" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:448  store i32 %queueData_data_load_111, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32">
<![CDATA[
:449  %queueData_priority_load_112 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_112"/></StgValue>
</operation>

<operation id="1180" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32">
<![CDATA[
:451  %queueData_data_load_112 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_112"/></StgValue>
</operation>

<operation id="1181" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32">
<![CDATA[
:453  %queueData_priority_load_113 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_113"/></StgValue>
</operation>

<operation id="1182" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32">
<![CDATA[
:455  %queueData_data_load_113 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_113"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1183" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32">
<![CDATA[
:449  %queueData_priority_load_112 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_112"/></StgValue>
</operation>

<operation id="1184" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:450  store i32 %queueData_priority_load_112, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32">
<![CDATA[
:451  %queueData_data_load_112 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_112"/></StgValue>
</operation>

<operation id="1186" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:452  store i32 %queueData_data_load_112, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32">
<![CDATA[
:453  %queueData_priority_load_113 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_113"/></StgValue>
</operation>

<operation id="1188" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:454  store i32 %queueData_priority_load_113, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32">
<![CDATA[
:455  %queueData_data_load_113 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_113"/></StgValue>
</operation>

<operation id="1190" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  store i32 %queueData_data_load_113, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32">
<![CDATA[
:457  %queueData_priority_load_114 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_114"/></StgValue>
</operation>

<operation id="1192" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32">
<![CDATA[
:459  %queueData_data_load_114 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_114"/></StgValue>
</operation>

<operation id="1193" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32">
<![CDATA[
:461  %queueData_priority_load_115 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_115"/></StgValue>
</operation>

<operation id="1194" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32">
<![CDATA[
:463  %queueData_data_load_115 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_115"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1195" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32">
<![CDATA[
:457  %queueData_priority_load_114 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_114"/></StgValue>
</operation>

<operation id="1196" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:458  store i32 %queueData_priority_load_114, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32">
<![CDATA[
:459  %queueData_data_load_114 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_114"/></StgValue>
</operation>

<operation id="1198" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:460  store i32 %queueData_data_load_114, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32">
<![CDATA[
:461  %queueData_priority_load_115 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_115"/></StgValue>
</operation>

<operation id="1200" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:462  store i32 %queueData_priority_load_115, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32">
<![CDATA[
:463  %queueData_data_load_115 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_115"/></StgValue>
</operation>

<operation id="1202" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:464  store i32 %queueData_data_load_115, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32">
<![CDATA[
:465  %queueData_priority_load_116 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_116"/></StgValue>
</operation>

<operation id="1204" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32">
<![CDATA[
:467  %queueData_data_load_116 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_116"/></StgValue>
</operation>

<operation id="1205" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32">
<![CDATA[
:469  %queueData_priority_load_117 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_117"/></StgValue>
</operation>

<operation id="1206" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32">
<![CDATA[
:471  %queueData_data_load_117 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_117"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1207" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32">
<![CDATA[
:465  %queueData_priority_load_116 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_116"/></StgValue>
</operation>

<operation id="1208" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:466  store i32 %queueData_priority_load_116, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32">
<![CDATA[
:467  %queueData_data_load_116 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_116"/></StgValue>
</operation>

<operation id="1210" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:468  store i32 %queueData_data_load_116, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32">
<![CDATA[
:469  %queueData_priority_load_117 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_117"/></StgValue>
</operation>

<operation id="1212" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  store i32 %queueData_priority_load_117, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32">
<![CDATA[
:471  %queueData_data_load_117 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_117"/></StgValue>
</operation>

<operation id="1214" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  store i32 %queueData_data_load_117, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
:473  %queueData_priority_load_118 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_118"/></StgValue>
</operation>

<operation id="1216" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32">
<![CDATA[
:475  %queueData_data_load_118 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_118"/></StgValue>
</operation>

<operation id="1217" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32">
<![CDATA[
:477  %queueData_priority_load_119 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_119"/></StgValue>
</operation>

<operation id="1218" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32">
<![CDATA[
:479  %queueData_data_load_119 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_119"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1219" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32">
<![CDATA[
:473  %queueData_priority_load_118 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_118"/></StgValue>
</operation>

<operation id="1220" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  store i32 %queueData_priority_load_118, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32">
<![CDATA[
:475  %queueData_data_load_118 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_118"/></StgValue>
</operation>

<operation id="1222" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:476  store i32 %queueData_data_load_118, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32">
<![CDATA[
:477  %queueData_priority_load_119 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_119"/></StgValue>
</operation>

<operation id="1224" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:478  store i32 %queueData_priority_load_119, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32">
<![CDATA[
:479  %queueData_data_load_119 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_119"/></StgValue>
</operation>

<operation id="1226" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:480  store i32 %queueData_data_load_119, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32">
<![CDATA[
:481  %queueData_priority_load_120 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_120"/></StgValue>
</operation>

<operation id="1228" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32">
<![CDATA[
:483  %queueData_data_load_120 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_120"/></StgValue>
</operation>

<operation id="1229" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32">
<![CDATA[
:485  %queueData_priority_load_121 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_121"/></StgValue>
</operation>

<operation id="1230" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32">
<![CDATA[
:487  %queueData_data_load_121 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_121"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1231" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32">
<![CDATA[
:481  %queueData_priority_load_120 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_120"/></StgValue>
</operation>

<operation id="1232" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:482  store i32 %queueData_priority_load_120, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32">
<![CDATA[
:483  %queueData_data_load_120 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_120"/></StgValue>
</operation>

<operation id="1234" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:484  store i32 %queueData_data_load_120, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32">
<![CDATA[
:485  %queueData_priority_load_121 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_121"/></StgValue>
</operation>

<operation id="1236" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:486  store i32 %queueData_priority_load_121, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32">
<![CDATA[
:487  %queueData_data_load_121 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_121"/></StgValue>
</operation>

<operation id="1238" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:488  store i32 %queueData_data_load_121, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
:489  %queueData_priority_load_122 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_122"/></StgValue>
</operation>

<operation id="1240" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32">
<![CDATA[
:491  %queueData_data_load_122 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_122"/></StgValue>
</operation>

<operation id="1241" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
:493  %queueData_priority_load_123 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_123"/></StgValue>
</operation>

<operation id="1242" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32">
<![CDATA[
:495  %queueData_data_load_123 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_123"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1243" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32">
<![CDATA[
:489  %queueData_priority_load_122 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_122"/></StgValue>
</operation>

<operation id="1244" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:490  store i32 %queueData_priority_load_122, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32">
<![CDATA[
:491  %queueData_data_load_122 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_122"/></StgValue>
</operation>

<operation id="1246" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  store i32 %queueData_data_load_122, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1247" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32">
<![CDATA[
:493  %queueData_priority_load_123 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_123"/></StgValue>
</operation>

<operation id="1248" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:494  store i32 %queueData_priority_load_123, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32">
<![CDATA[
:495  %queueData_data_load_123 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_123"/></StgValue>
</operation>

<operation id="1250" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  store i32 %queueData_data_load_123, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32">
<![CDATA[
:497  %queueData_priority_load_124 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_124"/></StgValue>
</operation>

<operation id="1252" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32">
<![CDATA[
:499  %queueData_data_load_124 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_124"/></StgValue>
</operation>

<operation id="1253" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32">
<![CDATA[
:501  %queueData_priority_load_125 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_125"/></StgValue>
</operation>

<operation id="1254" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32">
<![CDATA[
:503  %queueData_data_load_125 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_125"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1255" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32">
<![CDATA[
:497  %queueData_priority_load_124 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_124"/></StgValue>
</operation>

<operation id="1256" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  store i32 %queueData_priority_load_124, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32">
<![CDATA[
:499  %queueData_data_load_124 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_124"/></StgValue>
</operation>

<operation id="1258" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:500  store i32 %queueData_data_load_124, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32">
<![CDATA[
:501  %queueData_priority_load_125 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_125"/></StgValue>
</operation>

<operation id="1260" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  store i32 %queueData_priority_load_125, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32">
<![CDATA[
:503  %queueData_data_load_125 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_125"/></StgValue>
</operation>

<operation id="1262" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  store i32 %queueData_data_load_125, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32">
<![CDATA[
:505  %queueData_priority_load_126 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_126"/></StgValue>
</operation>

<operation id="1264" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32">
<![CDATA[
:507  %queueData_data_load_126 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_126"/></StgValue>
</operation>

<operation id="1265" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32">
<![CDATA[
:509  %queueData_priority_load_127 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_127"/></StgValue>
</operation>

<operation id="1266" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32">
<![CDATA[
:511  %queueData_data_load_127 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_127"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1267" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32">
<![CDATA[
:505  %queueData_priority_load_126 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_126"/></StgValue>
</operation>

<operation id="1268" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  store i32 %queueData_priority_load_126, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32">
<![CDATA[
:507  %queueData_data_load_126 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_126"/></StgValue>
</operation>

<operation id="1270" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  store i32 %queueData_data_load_126, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32">
<![CDATA[
:509  %queueData_priority_load_127 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_127"/></StgValue>
</operation>

<operation id="1272" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:510  store i32 %queueData_priority_load_127, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32">
<![CDATA[
:511  %queueData_data_load_127 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_127"/></StgValue>
</operation>

<operation id="1274" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:512  store i32 %queueData_data_load_127, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32">
<![CDATA[
:513  %queueData_priority_load_128 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_128"/></StgValue>
</operation>

<operation id="1276" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32">
<![CDATA[
:515  %queueData_data_load_128 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_128"/></StgValue>
</operation>

<operation id="1277" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32">
<![CDATA[
:517  %queueData_priority_load_129 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_129"/></StgValue>
</operation>

<operation id="1278" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32">
<![CDATA[
:519  %queueData_data_load_129 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_129"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1279" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32">
<![CDATA[
:513  %queueData_priority_load_128 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_128"/></StgValue>
</operation>

<operation id="1280" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  store i32 %queueData_priority_load_128, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32">
<![CDATA[
:515  %queueData_data_load_128 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_128"/></StgValue>
</operation>

<operation id="1282" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:516  store i32 %queueData_data_load_128, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32">
<![CDATA[
:517  %queueData_priority_load_129 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_129"/></StgValue>
</operation>

<operation id="1284" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:518  store i32 %queueData_priority_load_129, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32">
<![CDATA[
:519  %queueData_data_load_129 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_129"/></StgValue>
</operation>

<operation id="1286" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:520  store i32 %queueData_data_load_129, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1287" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32">
<![CDATA[
:521  %queueData_priority_load_130 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_130"/></StgValue>
</operation>

<operation id="1288" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32">
<![CDATA[
:523  %queueData_data_load_130 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_130"/></StgValue>
</operation>

<operation id="1289" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32">
<![CDATA[
:525  %queueData_priority_load_131 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_131"/></StgValue>
</operation>

<operation id="1290" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32">
<![CDATA[
:527  %queueData_data_load_131 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_131"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1291" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32">
<![CDATA[
:521  %queueData_priority_load_130 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_130"/></StgValue>
</operation>

<operation id="1292" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:522  store i32 %queueData_priority_load_130, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32">
<![CDATA[
:523  %queueData_data_load_130 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_130"/></StgValue>
</operation>

<operation id="1294" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:524  store i32 %queueData_data_load_130, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32">
<![CDATA[
:525  %queueData_priority_load_131 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_131"/></StgValue>
</operation>

<operation id="1296" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  store i32 %queueData_priority_load_131, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32">
<![CDATA[
:527  %queueData_data_load_131 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_131"/></StgValue>
</operation>

<operation id="1298" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:528  store i32 %queueData_data_load_131, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32">
<![CDATA[
:529  %queueData_priority_load_132 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_132"/></StgValue>
</operation>

<operation id="1300" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32">
<![CDATA[
:531  %queueData_data_load_132 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_132"/></StgValue>
</operation>

<operation id="1301" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32">
<![CDATA[
:533  %queueData_priority_load_133 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_133"/></StgValue>
</operation>

<operation id="1302" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32">
<![CDATA[
:535  %queueData_data_load_133 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_133"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1303" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32">
<![CDATA[
:529  %queueData_priority_load_132 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_132"/></StgValue>
</operation>

<operation id="1304" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:530  store i32 %queueData_priority_load_132, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32">
<![CDATA[
:531  %queueData_data_load_132 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_132"/></StgValue>
</operation>

<operation id="1306" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:532  store i32 %queueData_data_load_132, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32">
<![CDATA[
:533  %queueData_priority_load_133 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_133"/></StgValue>
</operation>

<operation id="1308" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:534  store i32 %queueData_priority_load_133, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32">
<![CDATA[
:535  %queueData_data_load_133 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_133"/></StgValue>
</operation>

<operation id="1310" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:536  store i32 %queueData_data_load_133, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32">
<![CDATA[
:537  %queueData_priority_load_134 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_134"/></StgValue>
</operation>

<operation id="1312" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
:539  %queueData_data_load_134 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_134"/></StgValue>
</operation>

<operation id="1313" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32">
<![CDATA[
:541  %queueData_priority_load_135 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_135"/></StgValue>
</operation>

<operation id="1314" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32">
<![CDATA[
:543  %queueData_data_load_135 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_135"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1315" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32">
<![CDATA[
:537  %queueData_priority_load_134 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_134"/></StgValue>
</operation>

<operation id="1316" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:538  store i32 %queueData_priority_load_134, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32">
<![CDATA[
:539  %queueData_data_load_134 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_134"/></StgValue>
</operation>

<operation id="1318" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:540  store i32 %queueData_data_load_134, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32">
<![CDATA[
:541  %queueData_priority_load_135 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_135"/></StgValue>
</operation>

<operation id="1320" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:542  store i32 %queueData_priority_load_135, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32">
<![CDATA[
:543  %queueData_data_load_135 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_135"/></StgValue>
</operation>

<operation id="1322" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:544  store i32 %queueData_data_load_135, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1323" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32">
<![CDATA[
:545  %queueData_priority_load_136 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_136"/></StgValue>
</operation>

<operation id="1324" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32">
<![CDATA[
:547  %queueData_data_load_136 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_136"/></StgValue>
</operation>

<operation id="1325" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32">
<![CDATA[
:549  %queueData_priority_load_137 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_137"/></StgValue>
</operation>

<operation id="1326" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32">
<![CDATA[
:551  %queueData_data_load_137 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_137"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1327" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32">
<![CDATA[
:545  %queueData_priority_load_136 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_136"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:546  store i32 %queueData_priority_load_136, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32">
<![CDATA[
:547  %queueData_data_load_136 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_136"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:548  store i32 %queueData_data_load_136, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32">
<![CDATA[
:549  %queueData_priority_load_137 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_137"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:550  store i32 %queueData_priority_load_137, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32">
<![CDATA[
:551  %queueData_data_load_137 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_137"/></StgValue>
</operation>

<operation id="1334" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:552  store i32 %queueData_data_load_137, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32">
<![CDATA[
:553  %queueData_priority_load_138 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_138"/></StgValue>
</operation>

<operation id="1336" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
:555  %queueData_data_load_138 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_138"/></StgValue>
</operation>

<operation id="1337" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32">
<![CDATA[
:557  %queueData_priority_load_139 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_139"/></StgValue>
</operation>

<operation id="1338" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
:559  %queueData_data_load_139 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_139"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1339" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32">
<![CDATA[
:553  %queueData_priority_load_138 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_138"/></StgValue>
</operation>

<operation id="1340" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:554  store i32 %queueData_priority_load_138, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32">
<![CDATA[
:555  %queueData_data_load_138 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_138"/></StgValue>
</operation>

<operation id="1342" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:556  store i32 %queueData_data_load_138, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32">
<![CDATA[
:557  %queueData_priority_load_139 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_139"/></StgValue>
</operation>

<operation id="1344" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:558  store i32 %queueData_priority_load_139, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32">
<![CDATA[
:559  %queueData_data_load_139 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_139"/></StgValue>
</operation>

<operation id="1346" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  store i32 %queueData_data_load_139, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32">
<![CDATA[
:561  %queueData_priority_load_140 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_140"/></StgValue>
</operation>

<operation id="1348" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32">
<![CDATA[
:563  %queueData_data_load_140 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_140"/></StgValue>
</operation>

<operation id="1349" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32">
<![CDATA[
:565  %queueData_priority_load_141 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_141"/></StgValue>
</operation>

<operation id="1350" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32">
<![CDATA[
:567  %queueData_data_load_141 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_141"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1351" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32">
<![CDATA[
:561  %queueData_priority_load_140 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_140"/></StgValue>
</operation>

<operation id="1352" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:562  store i32 %queueData_priority_load_140, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32">
<![CDATA[
:563  %queueData_data_load_140 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_140"/></StgValue>
</operation>

<operation id="1354" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:564  store i32 %queueData_data_load_140, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32">
<![CDATA[
:565  %queueData_priority_load_141 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_141"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:566  store i32 %queueData_priority_load_141, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32">
<![CDATA[
:567  %queueData_data_load_141 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_141"/></StgValue>
</operation>

<operation id="1358" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:568  store i32 %queueData_data_load_141, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
:569  %queueData_priority_load_142 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_142"/></StgValue>
</operation>

<operation id="1360" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32">
<![CDATA[
:571  %queueData_data_load_142 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_142"/></StgValue>
</operation>

<operation id="1361" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32">
<![CDATA[
:573  %queueData_priority_load_143 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_143"/></StgValue>
</operation>

<operation id="1362" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32">
<![CDATA[
:575  %queueData_data_load_143 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_143"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1363" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32">
<![CDATA[
:569  %queueData_priority_load_142 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_142"/></StgValue>
</operation>

<operation id="1364" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:570  store i32 %queueData_priority_load_142, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32">
<![CDATA[
:571  %queueData_data_load_142 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_142"/></StgValue>
</operation>

<operation id="1366" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  store i32 %queueData_data_load_142, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32">
<![CDATA[
:573  %queueData_priority_load_143 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_143"/></StgValue>
</operation>

<operation id="1368" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:574  store i32 %queueData_priority_load_143, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32">
<![CDATA[
:575  %queueData_data_load_143 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_143"/></StgValue>
</operation>

<operation id="1370" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:576  store i32 %queueData_data_load_143, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32">
<![CDATA[
:577  %queueData_priority_load_144 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_144"/></StgValue>
</operation>

<operation id="1372" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32">
<![CDATA[
:579  %queueData_data_load_144 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_144"/></StgValue>
</operation>

<operation id="1373" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32">
<![CDATA[
:581  %queueData_priority_load_145 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_145"/></StgValue>
</operation>

<operation id="1374" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32">
<![CDATA[
:583  %queueData_data_load_145 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_145"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1375" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32">
<![CDATA[
:577  %queueData_priority_load_144 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_144"/></StgValue>
</operation>

<operation id="1376" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:578  store i32 %queueData_priority_load_144, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32">
<![CDATA[
:579  %queueData_data_load_144 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_144"/></StgValue>
</operation>

<operation id="1378" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:580  store i32 %queueData_data_load_144, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32">
<![CDATA[
:581  %queueData_priority_load_145 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_145"/></StgValue>
</operation>

<operation id="1380" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:582  store i32 %queueData_priority_load_145, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32">
<![CDATA[
:583  %queueData_data_load_145 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_145"/></StgValue>
</operation>

<operation id="1382" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:584  store i32 %queueData_data_load_145, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32">
<![CDATA[
:585  %queueData_priority_load_146 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_146"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32">
<![CDATA[
:587  %queueData_data_load_146 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_146"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32">
<![CDATA[
:589  %queueData_priority_load_147 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_147"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32">
<![CDATA[
:591  %queueData_data_load_147 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_147"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1387" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32">
<![CDATA[
:585  %queueData_priority_load_146 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_146"/></StgValue>
</operation>

<operation id="1388" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:586  store i32 %queueData_priority_load_146, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32">
<![CDATA[
:587  %queueData_data_load_146 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_146"/></StgValue>
</operation>

<operation id="1390" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:588  store i32 %queueData_data_load_146, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32">
<![CDATA[
:589  %queueData_priority_load_147 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_147"/></StgValue>
</operation>

<operation id="1392" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:590  store i32 %queueData_priority_load_147, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32">
<![CDATA[
:591  %queueData_data_load_147 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_147"/></StgValue>
</operation>

<operation id="1394" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:592  store i32 %queueData_data_load_147, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32">
<![CDATA[
:593  %queueData_priority_load_148 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_148"/></StgValue>
</operation>

<operation id="1396" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32">
<![CDATA[
:595  %queueData_data_load_148 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_148"/></StgValue>
</operation>

<operation id="1397" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32">
<![CDATA[
:597  %queueData_priority_load_149 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_149"/></StgValue>
</operation>

<operation id="1398" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32">
<![CDATA[
:599  %queueData_data_load_149 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_149"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1399" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32">
<![CDATA[
:593  %queueData_priority_load_148 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_148"/></StgValue>
</operation>

<operation id="1400" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:594  store i32 %queueData_priority_load_148, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32">
<![CDATA[
:595  %queueData_data_load_148 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_148"/></StgValue>
</operation>

<operation id="1402" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:596  store i32 %queueData_data_load_148, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32">
<![CDATA[
:597  %queueData_priority_load_149 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_149"/></StgValue>
</operation>

<operation id="1404" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:598  store i32 %queueData_priority_load_149, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32">
<![CDATA[
:599  %queueData_data_load_149 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_149"/></StgValue>
</operation>

<operation id="1406" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:600  store i32 %queueData_data_load_149, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32">
<![CDATA[
:601  %queueData_priority_load_150 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_150"/></StgValue>
</operation>

<operation id="1408" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32">
<![CDATA[
:603  %queueData_data_load_150 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_150"/></StgValue>
</operation>

<operation id="1409" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
:605  %queueData_priority_load_151 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_151"/></StgValue>
</operation>

<operation id="1410" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32">
<![CDATA[
:607  %queueData_data_load_151 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_151"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1411" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32">
<![CDATA[
:601  %queueData_priority_load_150 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_150"/></StgValue>
</operation>

<operation id="1412" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:602  store i32 %queueData_priority_load_150, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32">
<![CDATA[
:603  %queueData_data_load_150 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_150"/></StgValue>
</operation>

<operation id="1414" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:604  store i32 %queueData_data_load_150, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32">
<![CDATA[
:605  %queueData_priority_load_151 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_151"/></StgValue>
</operation>

<operation id="1416" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:606  store i32 %queueData_priority_load_151, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32">
<![CDATA[
:607  %queueData_data_load_151 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_151"/></StgValue>
</operation>

<operation id="1418" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:608  store i32 %queueData_data_load_151, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32">
<![CDATA[
:609  %queueData_priority_load_152 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_152"/></StgValue>
</operation>

<operation id="1420" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:611  %queueData_data_load_152 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_152"/></StgValue>
</operation>

<operation id="1421" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32">
<![CDATA[
:613  %queueData_priority_load_153 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_153"/></StgValue>
</operation>

<operation id="1422" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32">
<![CDATA[
:615  %queueData_data_load_153 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_153"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1423" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32">
<![CDATA[
:609  %queueData_priority_load_152 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_152"/></StgValue>
</operation>

<operation id="1424" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:610  store i32 %queueData_priority_load_152, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32">
<![CDATA[
:611  %queueData_data_load_152 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_152"/></StgValue>
</operation>

<operation id="1426" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:612  store i32 %queueData_data_load_152, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32">
<![CDATA[
:613  %queueData_priority_load_153 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_153"/></StgValue>
</operation>

<operation id="1428" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:614  store i32 %queueData_priority_load_153, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32">
<![CDATA[
:615  %queueData_data_load_153 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_153"/></StgValue>
</operation>

<operation id="1430" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:616  store i32 %queueData_data_load_153, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32">
<![CDATA[
:617  %queueData_priority_load_154 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_154"/></StgValue>
</operation>

<operation id="1432" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32">
<![CDATA[
:619  %queueData_data_load_154 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_154"/></StgValue>
</operation>

<operation id="1433" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
:621  %queueData_priority_load_155 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_155"/></StgValue>
</operation>

<operation id="1434" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32">
<![CDATA[
:623  %queueData_data_load_155 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_155"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1435" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32">
<![CDATA[
:617  %queueData_priority_load_154 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_154"/></StgValue>
</operation>

<operation id="1436" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:618  store i32 %queueData_priority_load_154, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32">
<![CDATA[
:619  %queueData_data_load_154 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_154"/></StgValue>
</operation>

<operation id="1438" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:620  store i32 %queueData_data_load_154, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32">
<![CDATA[
:621  %queueData_priority_load_155 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_155"/></StgValue>
</operation>

<operation id="1440" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:622  store i32 %queueData_priority_load_155, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32">
<![CDATA[
:623  %queueData_data_load_155 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_155"/></StgValue>
</operation>

<operation id="1442" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  store i32 %queueData_data_load_155, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
:625  %queueData_priority_load_156 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_156"/></StgValue>
</operation>

<operation id="1444" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32">
<![CDATA[
:627  %queueData_data_load_156 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_156"/></StgValue>
</operation>

<operation id="1445" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32">
<![CDATA[
:629  %queueData_priority_load_157 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_157"/></StgValue>
</operation>

<operation id="1446" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32">
<![CDATA[
:631  %queueData_data_load_157 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_157"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1447" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32">
<![CDATA[
:625  %queueData_priority_load_156 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_156"/></StgValue>
</operation>

<operation id="1448" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:626  store i32 %queueData_priority_load_156, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32">
<![CDATA[
:627  %queueData_data_load_156 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_156"/></StgValue>
</operation>

<operation id="1450" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:628  store i32 %queueData_data_load_156, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32">
<![CDATA[
:629  %queueData_priority_load_157 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_157"/></StgValue>
</operation>

<operation id="1452" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:630  store i32 %queueData_priority_load_157, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32">
<![CDATA[
:631  %queueData_data_load_157 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_157"/></StgValue>
</operation>

<operation id="1454" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:632  store i32 %queueData_data_load_157, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32">
<![CDATA[
:633  %queueData_priority_load_158 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_158"/></StgValue>
</operation>

<operation id="1456" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32">
<![CDATA[
:635  %queueData_data_load_158 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_158"/></StgValue>
</operation>

<operation id="1457" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32">
<![CDATA[
:637  %queueData_priority_load_159 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_159"/></StgValue>
</operation>

<operation id="1458" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32">
<![CDATA[
:639  %queueData_data_load_159 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_159"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1459" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32">
<![CDATA[
:633  %queueData_priority_load_158 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_158"/></StgValue>
</operation>

<operation id="1460" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:634  store i32 %queueData_priority_load_158, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32">
<![CDATA[
:635  %queueData_data_load_158 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_158"/></StgValue>
</operation>

<operation id="1462" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:636  store i32 %queueData_data_load_158, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32">
<![CDATA[
:637  %queueData_priority_load_159 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_159"/></StgValue>
</operation>

<operation id="1464" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:638  store i32 %queueData_priority_load_159, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32">
<![CDATA[
:639  %queueData_data_load_159 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_159"/></StgValue>
</operation>

<operation id="1466" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:640  store i32 %queueData_data_load_159, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32">
<![CDATA[
:641  %queueData_priority_load_160 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_160"/></StgValue>
</operation>

<operation id="1468" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32">
<![CDATA[
:643  %queueData_data_load_160 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_160"/></StgValue>
</operation>

<operation id="1469" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32">
<![CDATA[
:645  %queueData_priority_load_161 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_161"/></StgValue>
</operation>

<operation id="1470" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32">
<![CDATA[
:647  %queueData_data_load_161 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_161"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1471" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32">
<![CDATA[
:641  %queueData_priority_load_160 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_160"/></StgValue>
</operation>

<operation id="1472" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:642  store i32 %queueData_priority_load_160, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32">
<![CDATA[
:643  %queueData_data_load_160 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_160"/></StgValue>
</operation>

<operation id="1474" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:644  store i32 %queueData_data_load_160, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32">
<![CDATA[
:645  %queueData_priority_load_161 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_161"/></StgValue>
</operation>

<operation id="1476" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:646  store i32 %queueData_priority_load_161, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32">
<![CDATA[
:647  %queueData_data_load_161 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_161"/></StgValue>
</operation>

<operation id="1478" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:648  store i32 %queueData_data_load_161, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32">
<![CDATA[
:649  %queueData_priority_load_162 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_162"/></StgValue>
</operation>

<operation id="1480" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32">
<![CDATA[
:651  %queueData_data_load_162 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_162"/></StgValue>
</operation>

<operation id="1481" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32">
<![CDATA[
:653  %queueData_priority_load_163 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_163"/></StgValue>
</operation>

<operation id="1482" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32">
<![CDATA[
:655  %queueData_data_load_163 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_163"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1483" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32">
<![CDATA[
:649  %queueData_priority_load_162 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_162"/></StgValue>
</operation>

<operation id="1484" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:650  store i32 %queueData_priority_load_162, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32">
<![CDATA[
:651  %queueData_data_load_162 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_162"/></StgValue>
</operation>

<operation id="1486" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:652  store i32 %queueData_data_load_162, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32">
<![CDATA[
:653  %queueData_priority_load_163 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_163"/></StgValue>
</operation>

<operation id="1488" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:654  store i32 %queueData_priority_load_163, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32">
<![CDATA[
:655  %queueData_data_load_163 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_163"/></StgValue>
</operation>

<operation id="1490" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:656  store i32 %queueData_data_load_163, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32">
<![CDATA[
:657  %queueData_priority_load_164 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_164"/></StgValue>
</operation>

<operation id="1492" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32">
<![CDATA[
:659  %queueData_data_load_164 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_164"/></StgValue>
</operation>

<operation id="1493" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32">
<![CDATA[
:661  %queueData_priority_load_165 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_165"/></StgValue>
</operation>

<operation id="1494" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32">
<![CDATA[
:663  %queueData_data_load_165 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_165"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1495" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32">
<![CDATA[
:657  %queueData_priority_load_164 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_164"/></StgValue>
</operation>

<operation id="1496" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:658  store i32 %queueData_priority_load_164, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32">
<![CDATA[
:659  %queueData_data_load_164 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_164"/></StgValue>
</operation>

<operation id="1498" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:660  store i32 %queueData_data_load_164, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32">
<![CDATA[
:661  %queueData_priority_load_165 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_165"/></StgValue>
</operation>

<operation id="1500" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:662  store i32 %queueData_priority_load_165, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32">
<![CDATA[
:663  %queueData_data_load_165 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_165"/></StgValue>
</operation>

<operation id="1502" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:664  store i32 %queueData_data_load_165, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32">
<![CDATA[
:665  %queueData_priority_load_166 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_166"/></StgValue>
</operation>

<operation id="1504" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32">
<![CDATA[
:667  %queueData_data_load_166 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_166"/></StgValue>
</operation>

<operation id="1505" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32">
<![CDATA[
:669  %queueData_priority_load_167 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_167"/></StgValue>
</operation>

<operation id="1506" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
:671  %queueData_data_load_167 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_167"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1507" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32">
<![CDATA[
:665  %queueData_priority_load_166 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_166"/></StgValue>
</operation>

<operation id="1508" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:666  store i32 %queueData_priority_load_166, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32">
<![CDATA[
:667  %queueData_data_load_166 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_166"/></StgValue>
</operation>

<operation id="1510" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:668  store i32 %queueData_data_load_166, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32">
<![CDATA[
:669  %queueData_priority_load_167 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_167"/></StgValue>
</operation>

<operation id="1512" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:670  store i32 %queueData_priority_load_167, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32">
<![CDATA[
:671  %queueData_data_load_167 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_167"/></StgValue>
</operation>

<operation id="1514" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:672  store i32 %queueData_data_load_167, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32">
<![CDATA[
:673  %queueData_priority_load_168 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_168"/></StgValue>
</operation>

<operation id="1516" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32">
<![CDATA[
:675  %queueData_data_load_168 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_168"/></StgValue>
</operation>

<operation id="1517" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32">
<![CDATA[
:677  %queueData_priority_load_169 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_169"/></StgValue>
</operation>

<operation id="1518" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32">
<![CDATA[
:679  %queueData_data_load_169 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_169"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1519" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32">
<![CDATA[
:673  %queueData_priority_load_168 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_168"/></StgValue>
</operation>

<operation id="1520" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:674  store i32 %queueData_priority_load_168, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32">
<![CDATA[
:675  %queueData_data_load_168 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_168"/></StgValue>
</operation>

<operation id="1522" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:676  store i32 %queueData_data_load_168, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32">
<![CDATA[
:677  %queueData_priority_load_169 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_169"/></StgValue>
</operation>

<operation id="1524" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:678  store i32 %queueData_priority_load_169, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32">
<![CDATA[
:679  %queueData_data_load_169 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_169"/></StgValue>
</operation>

<operation id="1526" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:680  store i32 %queueData_data_load_169, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32">
<![CDATA[
:681  %queueData_priority_load_170 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_170"/></StgValue>
</operation>

<operation id="1528" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32">
<![CDATA[
:683  %queueData_data_load_170 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_170"/></StgValue>
</operation>

<operation id="1529" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32">
<![CDATA[
:685  %queueData_priority_load_171 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_171"/></StgValue>
</operation>

<operation id="1530" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
:687  %queueData_data_load_171 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_171"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1531" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32">
<![CDATA[
:681  %queueData_priority_load_170 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_170"/></StgValue>
</operation>

<operation id="1532" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:682  store i32 %queueData_priority_load_170, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32">
<![CDATA[
:683  %queueData_data_load_170 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_170"/></StgValue>
</operation>

<operation id="1534" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:684  store i32 %queueData_data_load_170, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32">
<![CDATA[
:685  %queueData_priority_load_171 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_171"/></StgValue>
</operation>

<operation id="1536" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:686  store i32 %queueData_priority_load_171, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32">
<![CDATA[
:687  %queueData_data_load_171 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_171"/></StgValue>
</operation>

<operation id="1538" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:688  store i32 %queueData_data_load_171, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32">
<![CDATA[
:689  %queueData_priority_load_172 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_172"/></StgValue>
</operation>

<operation id="1540" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
:691  %queueData_data_load_172 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_172"/></StgValue>
</operation>

<operation id="1541" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32">
<![CDATA[
:693  %queueData_priority_load_173 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_173"/></StgValue>
</operation>

<operation id="1542" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32">
<![CDATA[
:695  %queueData_data_load_173 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_173"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1543" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32">
<![CDATA[
:689  %queueData_priority_load_172 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_172"/></StgValue>
</operation>

<operation id="1544" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:690  store i32 %queueData_priority_load_172, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32">
<![CDATA[
:691  %queueData_data_load_172 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_172"/></StgValue>
</operation>

<operation id="1546" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:692  store i32 %queueData_data_load_172, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32">
<![CDATA[
:693  %queueData_priority_load_173 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_173"/></StgValue>
</operation>

<operation id="1548" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:694  store i32 %queueData_priority_load_173, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32">
<![CDATA[
:695  %queueData_data_load_173 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_173"/></StgValue>
</operation>

<operation id="1550" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:696  store i32 %queueData_data_load_173, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32">
<![CDATA[
:697  %queueData_priority_load_174 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_174"/></StgValue>
</operation>

<operation id="1552" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32">
<![CDATA[
:699  %queueData_data_load_174 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_174"/></StgValue>
</operation>

<operation id="1553" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32">
<![CDATA[
:701  %queueData_priority_load_175 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_175"/></StgValue>
</operation>

<operation id="1554" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32">
<![CDATA[
:703  %queueData_data_load_175 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_175"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1555" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32">
<![CDATA[
:697  %queueData_priority_load_174 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_174"/></StgValue>
</operation>

<operation id="1556" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:698  store i32 %queueData_priority_load_174, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32">
<![CDATA[
:699  %queueData_data_load_174 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_174"/></StgValue>
</operation>

<operation id="1558" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:700  store i32 %queueData_data_load_174, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32">
<![CDATA[
:701  %queueData_priority_load_175 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_175"/></StgValue>
</operation>

<operation id="1560" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:702  store i32 %queueData_priority_load_175, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32">
<![CDATA[
:703  %queueData_data_load_175 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_175"/></StgValue>
</operation>

<operation id="1562" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:704  store i32 %queueData_data_load_175, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32">
<![CDATA[
:705  %queueData_priority_load_176 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_176"/></StgValue>
</operation>

<operation id="1564" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32">
<![CDATA[
:707  %queueData_data_load_176 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_176"/></StgValue>
</operation>

<operation id="1565" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32">
<![CDATA[
:709  %queueData_priority_load_177 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_177"/></StgValue>
</operation>

<operation id="1566" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32">
<![CDATA[
:711  %queueData_data_load_177 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_177"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1567" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32">
<![CDATA[
:705  %queueData_priority_load_176 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_176"/></StgValue>
</operation>

<operation id="1568" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:706  store i32 %queueData_priority_load_176, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32">
<![CDATA[
:707  %queueData_data_load_176 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_176"/></StgValue>
</operation>

<operation id="1570" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:708  store i32 %queueData_data_load_176, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32">
<![CDATA[
:709  %queueData_priority_load_177 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_177"/></StgValue>
</operation>

<operation id="1572" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:710  store i32 %queueData_priority_load_177, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32">
<![CDATA[
:711  %queueData_data_load_177 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_177"/></StgValue>
</operation>

<operation id="1574" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:712  store i32 %queueData_data_load_177, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32">
<![CDATA[
:713  %queueData_priority_load_178 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_178"/></StgValue>
</operation>

<operation id="1576" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32">
<![CDATA[
:715  %queueData_data_load_178 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_178"/></StgValue>
</operation>

<operation id="1577" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32">
<![CDATA[
:717  %queueData_priority_load_179 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_179"/></StgValue>
</operation>

<operation id="1578" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32">
<![CDATA[
:719  %queueData_data_load_179 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_179"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1579" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32">
<![CDATA[
:713  %queueData_priority_load_178 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_178"/></StgValue>
</operation>

<operation id="1580" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:714  store i32 %queueData_priority_load_178, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32">
<![CDATA[
:715  %queueData_data_load_178 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_178"/></StgValue>
</operation>

<operation id="1582" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:716  store i32 %queueData_data_load_178, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32">
<![CDATA[
:717  %queueData_priority_load_179 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_179"/></StgValue>
</operation>

<operation id="1584" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:718  store i32 %queueData_priority_load_179, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32">
<![CDATA[
:719  %queueData_data_load_179 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_179"/></StgValue>
</operation>

<operation id="1586" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:720  store i32 %queueData_data_load_179, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32">
<![CDATA[
:721  %queueData_priority_load_180 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_180"/></StgValue>
</operation>

<operation id="1588" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32">
<![CDATA[
:723  %queueData_data_load_180 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_180"/></StgValue>
</operation>

<operation id="1589" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32">
<![CDATA[
:725  %queueData_priority_load_181 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_181"/></StgValue>
</operation>

<operation id="1590" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32">
<![CDATA[
:727  %queueData_data_load_181 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_181"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1591" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32">
<![CDATA[
:721  %queueData_priority_load_180 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_180"/></StgValue>
</operation>

<operation id="1592" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:722  store i32 %queueData_priority_load_180, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32">
<![CDATA[
:723  %queueData_data_load_180 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_180"/></StgValue>
</operation>

<operation id="1594" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:724  store i32 %queueData_data_load_180, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32">
<![CDATA[
:725  %queueData_priority_load_181 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_181"/></StgValue>
</operation>

<operation id="1596" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:726  store i32 %queueData_priority_load_181, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32">
<![CDATA[
:727  %queueData_data_load_181 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_181"/></StgValue>
</operation>

<operation id="1598" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:728  store i32 %queueData_data_load_181, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32">
<![CDATA[
:729  %queueData_priority_load_182 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_182"/></StgValue>
</operation>

<operation id="1600" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32">
<![CDATA[
:731  %queueData_data_load_182 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_182"/></StgValue>
</operation>

<operation id="1601" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32">
<![CDATA[
:733  %queueData_priority_load_183 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_183"/></StgValue>
</operation>

<operation id="1602" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32">
<![CDATA[
:735  %queueData_data_load_183 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_183"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1603" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32">
<![CDATA[
:729  %queueData_priority_load_182 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_182"/></StgValue>
</operation>

<operation id="1604" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:730  store i32 %queueData_priority_load_182, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32">
<![CDATA[
:731  %queueData_data_load_182 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_182"/></StgValue>
</operation>

<operation id="1606" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:732  store i32 %queueData_data_load_182, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32">
<![CDATA[
:733  %queueData_priority_load_183 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_183"/></StgValue>
</operation>

<operation id="1608" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:734  store i32 %queueData_priority_load_183, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32">
<![CDATA[
:735  %queueData_data_load_183 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_183"/></StgValue>
</operation>

<operation id="1610" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:736  store i32 %queueData_data_load_183, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
:737  %queueData_priority_load_184 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_184"/></StgValue>
</operation>

<operation id="1612" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32">
<![CDATA[
:739  %queueData_data_load_184 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_184"/></StgValue>
</operation>

<operation id="1613" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32">
<![CDATA[
:741  %queueData_priority_load_185 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_185"/></StgValue>
</operation>

<operation id="1614" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32">
<![CDATA[
:743  %queueData_data_load_185 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_185"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1615" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32">
<![CDATA[
:737  %queueData_priority_load_184 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_184"/></StgValue>
</operation>

<operation id="1616" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:738  store i32 %queueData_priority_load_184, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32">
<![CDATA[
:739  %queueData_data_load_184 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_184"/></StgValue>
</operation>

<operation id="1618" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:740  store i32 %queueData_data_load_184, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32">
<![CDATA[
:741  %queueData_priority_load_185 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_185"/></StgValue>
</operation>

<operation id="1620" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:742  store i32 %queueData_priority_load_185, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32">
<![CDATA[
:743  %queueData_data_load_185 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_185"/></StgValue>
</operation>

<operation id="1622" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:744  store i32 %queueData_data_load_185, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32">
<![CDATA[
:745  %queueData_priority_load_186 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_186"/></StgValue>
</operation>

<operation id="1624" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32">
<![CDATA[
:747  %queueData_data_load_186 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_186"/></StgValue>
</operation>

<operation id="1625" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32">
<![CDATA[
:749  %queueData_priority_load_187 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_187"/></StgValue>
</operation>

<operation id="1626" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32">
<![CDATA[
:751  %queueData_data_load_187 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_187"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1627" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32">
<![CDATA[
:745  %queueData_priority_load_186 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_186"/></StgValue>
</operation>

<operation id="1628" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:746  store i32 %queueData_priority_load_186, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32">
<![CDATA[
:747  %queueData_data_load_186 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_186"/></StgValue>
</operation>

<operation id="1630" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:748  store i32 %queueData_data_load_186, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32">
<![CDATA[
:749  %queueData_priority_load_187 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_187"/></StgValue>
</operation>

<operation id="1632" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:750  store i32 %queueData_priority_load_187, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32">
<![CDATA[
:751  %queueData_data_load_187 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_187"/></StgValue>
</operation>

<operation id="1634" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:752  store i32 %queueData_data_load_187, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
:753  %queueData_priority_load_188 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_188"/></StgValue>
</operation>

<operation id="1636" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32">
<![CDATA[
:755  %queueData_data_load_188 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_188"/></StgValue>
</operation>

<operation id="1637" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
:757  %queueData_priority_load_189 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_189"/></StgValue>
</operation>

<operation id="1638" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32">
<![CDATA[
:759  %queueData_data_load_189 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_189"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1639" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32">
<![CDATA[
:753  %queueData_priority_load_188 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_188"/></StgValue>
</operation>

<operation id="1640" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:754  store i32 %queueData_priority_load_188, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32">
<![CDATA[
:755  %queueData_data_load_188 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_188"/></StgValue>
</operation>

<operation id="1642" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:756  store i32 %queueData_data_load_188, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32">
<![CDATA[
:757  %queueData_priority_load_189 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_189"/></StgValue>
</operation>

<operation id="1644" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:758  store i32 %queueData_priority_load_189, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32">
<![CDATA[
:759  %queueData_data_load_189 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_189"/></StgValue>
</operation>

<operation id="1646" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:760  store i32 %queueData_data_load_189, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32">
<![CDATA[
:761  %queueData_priority_load_190 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_190"/></StgValue>
</operation>

<operation id="1648" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32">
<![CDATA[
:763  %queueData_data_load_190 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_190"/></StgValue>
</operation>

<operation id="1649" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32">
<![CDATA[
:765  %queueData_priority_load_191 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_191"/></StgValue>
</operation>

<operation id="1650" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32">
<![CDATA[
:767  %queueData_data_load_191 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_191"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1651" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32">
<![CDATA[
:761  %queueData_priority_load_190 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_190"/></StgValue>
</operation>

<operation id="1652" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:762  store i32 %queueData_priority_load_190, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32">
<![CDATA[
:763  %queueData_data_load_190 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_190"/></StgValue>
</operation>

<operation id="1654" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:764  store i32 %queueData_data_load_190, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32">
<![CDATA[
:765  %queueData_priority_load_191 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_191"/></StgValue>
</operation>

<operation id="1656" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:766  store i32 %queueData_priority_load_191, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32">
<![CDATA[
:767  %queueData_data_load_191 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_191"/></StgValue>
</operation>

<operation id="1658" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:768  store i32 %queueData_data_load_191, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="32">
<![CDATA[
:769  %queueData_priority_load_192 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_192"/></StgValue>
</operation>

<operation id="1660" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="32">
<![CDATA[
:771  %queueData_data_load_192 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_192"/></StgValue>
</operation>

<operation id="1661" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32">
<![CDATA[
:773  %queueData_priority_load_193 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_193"/></StgValue>
</operation>

<operation id="1662" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32">
<![CDATA[
:775  %queueData_data_load_193 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_193"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1663" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="32">
<![CDATA[
:769  %queueData_priority_load_192 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_192"/></StgValue>
</operation>

<operation id="1664" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:770  store i32 %queueData_priority_load_192, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="32">
<![CDATA[
:771  %queueData_data_load_192 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_192"/></StgValue>
</operation>

<operation id="1666" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:772  store i32 %queueData_data_load_192, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32">
<![CDATA[
:773  %queueData_priority_load_193 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_193"/></StgValue>
</operation>

<operation id="1668" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:774  store i32 %queueData_priority_load_193, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32">
<![CDATA[
:775  %queueData_data_load_193 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_193"/></StgValue>
</operation>

<operation id="1670" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:776  store i32 %queueData_data_load_193, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32">
<![CDATA[
:777  %queueData_priority_load_194 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_194"/></StgValue>
</operation>

<operation id="1672" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="32">
<![CDATA[
:779  %queueData_data_load_194 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_194"/></StgValue>
</operation>

<operation id="1673" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32">
<![CDATA[
:781  %queueData_priority_load_195 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_195"/></StgValue>
</operation>

<operation id="1674" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32">
<![CDATA[
:783  %queueData_data_load_195 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_195"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1675" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32">
<![CDATA[
:777  %queueData_priority_load_194 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_194"/></StgValue>
</operation>

<operation id="1676" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:778  store i32 %queueData_priority_load_194, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1677" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="32">
<![CDATA[
:779  %queueData_data_load_194 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_194"/></StgValue>
</operation>

<operation id="1678" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:780  store i32 %queueData_data_load_194, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32">
<![CDATA[
:781  %queueData_priority_load_195 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_195"/></StgValue>
</operation>

<operation id="1680" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:782  store i32 %queueData_priority_load_195, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32">
<![CDATA[
:783  %queueData_data_load_195 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_195"/></StgValue>
</operation>

<operation id="1682" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:784  store i32 %queueData_data_load_195, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32">
<![CDATA[
:785  %queueData_priority_load_196 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_196"/></StgValue>
</operation>

<operation id="1684" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32">
<![CDATA[
:787  %queueData_data_load_196 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_196"/></StgValue>
</operation>

<operation id="1685" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32">
<![CDATA[
:789  %queueData_priority_load_197 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_197"/></StgValue>
</operation>

<operation id="1686" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32">
<![CDATA[
:791  %queueData_data_load_197 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_197"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1687" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32">
<![CDATA[
:785  %queueData_priority_load_196 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_196"/></StgValue>
</operation>

<operation id="1688" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:786  store i32 %queueData_priority_load_196, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32">
<![CDATA[
:787  %queueData_data_load_196 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_196"/></StgValue>
</operation>

<operation id="1690" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:788  store i32 %queueData_data_load_196, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32">
<![CDATA[
:789  %queueData_priority_load_197 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_197"/></StgValue>
</operation>

<operation id="1692" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:790  store i32 %queueData_priority_load_197, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32">
<![CDATA[
:791  %queueData_data_load_197 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_197"/></StgValue>
</operation>

<operation id="1694" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:792  store i32 %queueData_data_load_197, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32">
<![CDATA[
:793  %queueData_priority_load_198 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_198"/></StgValue>
</operation>

<operation id="1696" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32">
<![CDATA[
:795  %queueData_data_load_198 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_198"/></StgValue>
</operation>

<operation id="1697" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32">
<![CDATA[
:797  %queueData_priority_load_199 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_199"/></StgValue>
</operation>

<operation id="1698" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="32">
<![CDATA[
:799  %queueData_data_load_199 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_199"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1699" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32">
<![CDATA[
:793  %queueData_priority_load_198 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_198"/></StgValue>
</operation>

<operation id="1700" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:794  store i32 %queueData_priority_load_198, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32">
<![CDATA[
:795  %queueData_data_load_198 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_198"/></StgValue>
</operation>

<operation id="1702" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:796  store i32 %queueData_data_load_198, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32">
<![CDATA[
:797  %queueData_priority_load_199 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_199"/></StgValue>
</operation>

<operation id="1704" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:798  store i32 %queueData_priority_load_199, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="32">
<![CDATA[
:799  %queueData_data_load_199 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_199"/></StgValue>
</operation>

<operation id="1706" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:800  store i32 %queueData_data_load_199, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32">
<![CDATA[
:801  %queueData_priority_load_200 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_200"/></StgValue>
</operation>

<operation id="1708" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
:803  %queueData_data_load_200 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_200"/></StgValue>
</operation>

<operation id="1709" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32">
<![CDATA[
:805  %queueData_priority_load_201 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_201"/></StgValue>
</operation>

<operation id="1710" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32">
<![CDATA[
:807  %queueData_data_load_201 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_201"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1711" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32">
<![CDATA[
:801  %queueData_priority_load_200 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_200"/></StgValue>
</operation>

<operation id="1712" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:802  store i32 %queueData_priority_load_200, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32">
<![CDATA[
:803  %queueData_data_load_200 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_200"/></StgValue>
</operation>

<operation id="1714" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:804  store i32 %queueData_data_load_200, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32">
<![CDATA[
:805  %queueData_priority_load_201 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_201"/></StgValue>
</operation>

<operation id="1716" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:806  store i32 %queueData_priority_load_201, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32">
<![CDATA[
:807  %queueData_data_load_201 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_201"/></StgValue>
</operation>

<operation id="1718" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:808  store i32 %queueData_data_load_201, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32">
<![CDATA[
:809  %queueData_priority_load_202 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_202"/></StgValue>
</operation>

<operation id="1720" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32">
<![CDATA[
:811  %queueData_data_load_202 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_202"/></StgValue>
</operation>

<operation id="1721" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="32">
<![CDATA[
:813  %queueData_priority_load_203 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_203"/></StgValue>
</operation>

<operation id="1722" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32">
<![CDATA[
:815  %queueData_data_load_203 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_203"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1723" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32">
<![CDATA[
:809  %queueData_priority_load_202 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_202"/></StgValue>
</operation>

<operation id="1724" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:810  store i32 %queueData_priority_load_202, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32">
<![CDATA[
:811  %queueData_data_load_202 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_202"/></StgValue>
</operation>

<operation id="1726" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:812  store i32 %queueData_data_load_202, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1727" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="32">
<![CDATA[
:813  %queueData_priority_load_203 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_203"/></StgValue>
</operation>

<operation id="1728" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:814  store i32 %queueData_priority_load_203, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32">
<![CDATA[
:815  %queueData_data_load_203 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_203"/></StgValue>
</operation>

<operation id="1730" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:816  store i32 %queueData_data_load_203, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1731" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32">
<![CDATA[
:817  %queueData_priority_load_204 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_204"/></StgValue>
</operation>

<operation id="1732" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
:819  %queueData_data_load_204 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_204"/></StgValue>
</operation>

<operation id="1733" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32">
<![CDATA[
:821  %queueData_priority_load_205 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_205"/></StgValue>
</operation>

<operation id="1734" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
:823  %queueData_data_load_205 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_205"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1735" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32">
<![CDATA[
:817  %queueData_priority_load_204 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_204"/></StgValue>
</operation>

<operation id="1736" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:818  store i32 %queueData_priority_load_204, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1737" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32">
<![CDATA[
:819  %queueData_data_load_204 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_204"/></StgValue>
</operation>

<operation id="1738" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:820  store i32 %queueData_data_load_204, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1739" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32">
<![CDATA[
:821  %queueData_priority_load_205 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_205"/></StgValue>
</operation>

<operation id="1740" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:822  store i32 %queueData_priority_load_205, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1741" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32">
<![CDATA[
:823  %queueData_data_load_205 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_205"/></StgValue>
</operation>

<operation id="1742" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:824  store i32 %queueData_data_load_205, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32">
<![CDATA[
:825  %queueData_priority_load_206 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_206"/></StgValue>
</operation>

<operation id="1744" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32">
<![CDATA[
:827  %queueData_data_load_206 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_206"/></StgValue>
</operation>

<operation id="1745" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32">
<![CDATA[
:829  %queueData_priority_load_207 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_207"/></StgValue>
</operation>

<operation id="1746" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32">
<![CDATA[
:831  %queueData_data_load_207 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_207"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1747" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32">
<![CDATA[
:825  %queueData_priority_load_206 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_206"/></StgValue>
</operation>

<operation id="1748" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:826  store i32 %queueData_priority_load_206, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32">
<![CDATA[
:827  %queueData_data_load_206 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_206"/></StgValue>
</operation>

<operation id="1750" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:828  store i32 %queueData_data_load_206, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32">
<![CDATA[
:829  %queueData_priority_load_207 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_207"/></StgValue>
</operation>

<operation id="1752" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:830  store i32 %queueData_priority_load_207, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32">
<![CDATA[
:831  %queueData_data_load_207 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_207"/></StgValue>
</operation>

<operation id="1754" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:832  store i32 %queueData_data_load_207, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32">
<![CDATA[
:833  %queueData_priority_load_208 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_208"/></StgValue>
</operation>

<operation id="1756" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32">
<![CDATA[
:835  %queueData_data_load_208 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_208"/></StgValue>
</operation>

<operation id="1757" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32">
<![CDATA[
:837  %queueData_priority_load_209 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_209"/></StgValue>
</operation>

<operation id="1758" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32">
<![CDATA[
:839  %queueData_data_load_209 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_209"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1759" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32">
<![CDATA[
:833  %queueData_priority_load_208 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_208"/></StgValue>
</operation>

<operation id="1760" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:834  store i32 %queueData_priority_load_208, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32">
<![CDATA[
:835  %queueData_data_load_208 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_208"/></StgValue>
</operation>

<operation id="1762" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:836  store i32 %queueData_data_load_208, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32">
<![CDATA[
:837  %queueData_priority_load_209 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_209"/></StgValue>
</operation>

<operation id="1764" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:838  store i32 %queueData_priority_load_209, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1765" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32">
<![CDATA[
:839  %queueData_data_load_209 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_209"/></StgValue>
</operation>

<operation id="1766" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:840  store i32 %queueData_data_load_209, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32">
<![CDATA[
:841  %queueData_priority_load_210 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_210"/></StgValue>
</operation>

<operation id="1768" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="32">
<![CDATA[
:843  %queueData_data_load_210 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_210"/></StgValue>
</operation>

<operation id="1769" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32">
<![CDATA[
:845  %queueData_priority_load_211 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_211"/></StgValue>
</operation>

<operation id="1770" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32">
<![CDATA[
:847  %queueData_data_load_211 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_211"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1771" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32">
<![CDATA[
:841  %queueData_priority_load_210 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_210"/></StgValue>
</operation>

<operation id="1772" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:842  store i32 %queueData_priority_load_210, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="32">
<![CDATA[
:843  %queueData_data_load_210 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_210"/></StgValue>
</operation>

<operation id="1774" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:844  store i32 %queueData_data_load_210, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1775" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32">
<![CDATA[
:845  %queueData_priority_load_211 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_211"/></StgValue>
</operation>

<operation id="1776" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:846  store i32 %queueData_priority_load_211, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1777" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32">
<![CDATA[
:847  %queueData_data_load_211 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_211"/></StgValue>
</operation>

<operation id="1778" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:848  store i32 %queueData_data_load_211, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32">
<![CDATA[
:849  %queueData_priority_load_212 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_212"/></StgValue>
</operation>

<operation id="1780" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32">
<![CDATA[
:851  %queueData_data_load_212 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_212"/></StgValue>
</operation>

<operation id="1781" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32">
<![CDATA[
:853  %queueData_priority_load_213 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_213"/></StgValue>
</operation>

<operation id="1782" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32">
<![CDATA[
:855  %queueData_data_load_213 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_213"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1783" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32">
<![CDATA[
:849  %queueData_priority_load_212 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_212"/></StgValue>
</operation>

<operation id="1784" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:850  store i32 %queueData_priority_load_212, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1785" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32">
<![CDATA[
:851  %queueData_data_load_212 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_212"/></StgValue>
</operation>

<operation id="1786" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:852  store i32 %queueData_data_load_212, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1787" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32">
<![CDATA[
:853  %queueData_priority_load_213 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_213"/></StgValue>
</operation>

<operation id="1788" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:854  store i32 %queueData_priority_load_213, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32">
<![CDATA[
:855  %queueData_data_load_213 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_213"/></StgValue>
</operation>

<operation id="1790" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:856  store i32 %queueData_data_load_213, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1791" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32">
<![CDATA[
:857  %queueData_priority_load_214 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_214"/></StgValue>
</operation>

<operation id="1792" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32">
<![CDATA[
:859  %queueData_data_load_214 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_214"/></StgValue>
</operation>

<operation id="1793" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32">
<![CDATA[
:861  %queueData_priority_load_215 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_215"/></StgValue>
</operation>

<operation id="1794" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32">
<![CDATA[
:863  %queueData_data_load_215 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_215"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1795" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32">
<![CDATA[
:857  %queueData_priority_load_214 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_214"/></StgValue>
</operation>

<operation id="1796" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:858  store i32 %queueData_priority_load_214, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32">
<![CDATA[
:859  %queueData_data_load_214 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_214"/></StgValue>
</operation>

<operation id="1798" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:860  store i32 %queueData_data_load_214, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32">
<![CDATA[
:861  %queueData_priority_load_215 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_215"/></StgValue>
</operation>

<operation id="1800" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:862  store i32 %queueData_priority_load_215, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1801" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32">
<![CDATA[
:863  %queueData_data_load_215 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_215"/></StgValue>
</operation>

<operation id="1802" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:864  store i32 %queueData_data_load_215, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1803" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32">
<![CDATA[
:865  %queueData_priority_load_216 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_216"/></StgValue>
</operation>

<operation id="1804" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="32">
<![CDATA[
:867  %queueData_data_load_216 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_216"/></StgValue>
</operation>

<operation id="1805" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
:869  %queueData_priority_load_217 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_217"/></StgValue>
</operation>

<operation id="1806" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32">
<![CDATA[
:871  %queueData_data_load_217 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_217"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1807" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32">
<![CDATA[
:865  %queueData_priority_load_216 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_216"/></StgValue>
</operation>

<operation id="1808" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:866  store i32 %queueData_priority_load_216, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="32">
<![CDATA[
:867  %queueData_data_load_216 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_216"/></StgValue>
</operation>

<operation id="1810" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:868  store i32 %queueData_data_load_216, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32">
<![CDATA[
:869  %queueData_priority_load_217 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_217"/></StgValue>
</operation>

<operation id="1812" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:870  store i32 %queueData_priority_load_217, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32">
<![CDATA[
:871  %queueData_data_load_217 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_217"/></StgValue>
</operation>

<operation id="1814" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:872  store i32 %queueData_data_load_217, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32">
<![CDATA[
:873  %queueData_priority_load_218 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_218"/></StgValue>
</operation>

<operation id="1816" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32">
<![CDATA[
:875  %queueData_data_load_218 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_218"/></StgValue>
</operation>

<operation id="1817" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32">
<![CDATA[
:877  %queueData_priority_load_219 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_219"/></StgValue>
</operation>

<operation id="1818" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32">
<![CDATA[
:879  %queueData_data_load_219 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_219"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1819" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32">
<![CDATA[
:873  %queueData_priority_load_218 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_218"/></StgValue>
</operation>

<operation id="1820" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:874  store i32 %queueData_priority_load_218, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32">
<![CDATA[
:875  %queueData_data_load_218 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_218"/></StgValue>
</operation>

<operation id="1822" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:876  store i32 %queueData_data_load_218, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1823" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32">
<![CDATA[
:877  %queueData_priority_load_219 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_219"/></StgValue>
</operation>

<operation id="1824" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:878  store i32 %queueData_priority_load_219, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1825" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32">
<![CDATA[
:879  %queueData_data_load_219 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_219"/></StgValue>
</operation>

<operation id="1826" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:880  store i32 %queueData_data_load_219, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1827" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32">
<![CDATA[
:881  %queueData_priority_load_220 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_220"/></StgValue>
</operation>

<operation id="1828" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32">
<![CDATA[
:883  %queueData_data_load_220 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_220"/></StgValue>
</operation>

<operation id="1829" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
:885  %queueData_priority_load_221 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_221"/></StgValue>
</operation>

<operation id="1830" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32">
<![CDATA[
:887  %queueData_data_load_221 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_221"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1831" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32">
<![CDATA[
:881  %queueData_priority_load_220 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_220"/></StgValue>
</operation>

<operation id="1832" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:882  store i32 %queueData_priority_load_220, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32">
<![CDATA[
:883  %queueData_data_load_220 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_220"/></StgValue>
</operation>

<operation id="1834" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:884  store i32 %queueData_data_load_220, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1835" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32">
<![CDATA[
:885  %queueData_priority_load_221 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_221"/></StgValue>
</operation>

<operation id="1836" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:886  store i32 %queueData_priority_load_221, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32">
<![CDATA[
:887  %queueData_data_load_221 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_221"/></StgValue>
</operation>

<operation id="1838" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:888  store i32 %queueData_data_load_221, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
:889  %queueData_priority_load_222 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_222"/></StgValue>
</operation>

<operation id="1840" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32">
<![CDATA[
:891  %queueData_data_load_222 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_222"/></StgValue>
</operation>

<operation id="1841" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32">
<![CDATA[
:893  %queueData_priority_load_223 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_223"/></StgValue>
</operation>

<operation id="1842" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32">
<![CDATA[
:895  %queueData_data_load_223 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_223"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1843" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32">
<![CDATA[
:889  %queueData_priority_load_222 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_222"/></StgValue>
</operation>

<operation id="1844" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:890  store i32 %queueData_priority_load_222, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32">
<![CDATA[
:891  %queueData_data_load_222 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_222"/></StgValue>
</operation>

<operation id="1846" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:892  store i32 %queueData_data_load_222, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1847" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32">
<![CDATA[
:893  %queueData_priority_load_223 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_223"/></StgValue>
</operation>

<operation id="1848" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:894  store i32 %queueData_priority_load_223, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32">
<![CDATA[
:895  %queueData_data_load_223 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_223"/></StgValue>
</operation>

<operation id="1850" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:896  store i32 %queueData_data_load_223, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1851" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32">
<![CDATA[
:897  %queueData_priority_load_224 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_224"/></StgValue>
</operation>

<operation id="1852" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32">
<![CDATA[
:899  %queueData_data_load_224 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_224"/></StgValue>
</operation>

<operation id="1853" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32">
<![CDATA[
:901  %queueData_priority_load_225 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_225"/></StgValue>
</operation>

<operation id="1854" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32">
<![CDATA[
:903  %queueData_data_load_225 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_225"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1855" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32">
<![CDATA[
:897  %queueData_priority_load_224 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_224"/></StgValue>
</operation>

<operation id="1856" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:898  store i32 %queueData_priority_load_224, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1857" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32">
<![CDATA[
:899  %queueData_data_load_224 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_224"/></StgValue>
</operation>

<operation id="1858" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:900  store i32 %queueData_data_load_224, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1859" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32">
<![CDATA[
:901  %queueData_priority_load_225 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_225"/></StgValue>
</operation>

<operation id="1860" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:902  store i32 %queueData_priority_load_225, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32">
<![CDATA[
:903  %queueData_data_load_225 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_225"/></StgValue>
</operation>

<operation id="1862" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:904  store i32 %queueData_data_load_225, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1863" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32">
<![CDATA[
:905  %queueData_priority_load_226 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_226"/></StgValue>
</operation>

<operation id="1864" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32">
<![CDATA[
:907  %queueData_data_load_226 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_226"/></StgValue>
</operation>

<operation id="1865" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32">
<![CDATA[
:909  %queueData_priority_load_227 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_227"/></StgValue>
</operation>

<operation id="1866" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32">
<![CDATA[
:911  %queueData_data_load_227 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_227"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1867" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32">
<![CDATA[
:905  %queueData_priority_load_226 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_226"/></StgValue>
</operation>

<operation id="1868" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:906  store i32 %queueData_priority_load_226, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32">
<![CDATA[
:907  %queueData_data_load_226 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_226"/></StgValue>
</operation>

<operation id="1870" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:908  store i32 %queueData_data_load_226, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1871" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32">
<![CDATA[
:909  %queueData_priority_load_227 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_227"/></StgValue>
</operation>

<operation id="1872" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:910  store i32 %queueData_priority_load_227, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32">
<![CDATA[
:911  %queueData_data_load_227 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_227"/></StgValue>
</operation>

<operation id="1874" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:912  store i32 %queueData_data_load_227, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32">
<![CDATA[
:913  %queueData_priority_load_228 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_228"/></StgValue>
</operation>

<operation id="1876" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32">
<![CDATA[
:915  %queueData_data_load_228 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_228"/></StgValue>
</operation>

<operation id="1877" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32">
<![CDATA[
:917  %queueData_priority_load_229 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_229"/></StgValue>
</operation>

<operation id="1878" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32">
<![CDATA[
:919  %queueData_data_load_229 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_229"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1879" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32">
<![CDATA[
:913  %queueData_priority_load_228 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_228"/></StgValue>
</operation>

<operation id="1880" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:914  store i32 %queueData_priority_load_228, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32">
<![CDATA[
:915  %queueData_data_load_228 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_228"/></StgValue>
</operation>

<operation id="1882" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:916  store i32 %queueData_data_load_228, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1883" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32">
<![CDATA[
:917  %queueData_priority_load_229 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_229"/></StgValue>
</operation>

<operation id="1884" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:918  store i32 %queueData_priority_load_229, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32">
<![CDATA[
:919  %queueData_data_load_229 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_229"/></StgValue>
</operation>

<operation id="1886" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:920  store i32 %queueData_data_load_229, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1887" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32">
<![CDATA[
:921  %queueData_priority_load_230 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_230"/></StgValue>
</operation>

<operation id="1888" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32">
<![CDATA[
:923  %queueData_data_load_230 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_230"/></StgValue>
</operation>

<operation id="1889" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32">
<![CDATA[
:925  %queueData_priority_load_231 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_231"/></StgValue>
</operation>

<operation id="1890" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32">
<![CDATA[
:927  %queueData_data_load_231 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_231"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1891" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32">
<![CDATA[
:921  %queueData_priority_load_230 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_230"/></StgValue>
</operation>

<operation id="1892" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:922  store i32 %queueData_priority_load_230, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32">
<![CDATA[
:923  %queueData_data_load_230 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_230"/></StgValue>
</operation>

<operation id="1894" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:924  store i32 %queueData_data_load_230, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1895" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32">
<![CDATA[
:925  %queueData_priority_load_231 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_231"/></StgValue>
</operation>

<operation id="1896" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:926  store i32 %queueData_priority_load_231, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32">
<![CDATA[
:927  %queueData_data_load_231 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_231"/></StgValue>
</operation>

<operation id="1898" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:928  store i32 %queueData_data_load_231, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32">
<![CDATA[
:929  %queueData_priority_load_232 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_232"/></StgValue>
</operation>

<operation id="1900" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32">
<![CDATA[
:931  %queueData_data_load_232 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_232"/></StgValue>
</operation>

<operation id="1901" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32">
<![CDATA[
:933  %queueData_priority_load_233 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_233"/></StgValue>
</operation>

<operation id="1902" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
:935  %queueData_data_load_233 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_233"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1903" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32">
<![CDATA[
:929  %queueData_priority_load_232 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_232"/></StgValue>
</operation>

<operation id="1904" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:930  store i32 %queueData_priority_load_232, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32">
<![CDATA[
:931  %queueData_data_load_232 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_232"/></StgValue>
</operation>

<operation id="1906" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:932  store i32 %queueData_data_load_232, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1907" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32">
<![CDATA[
:933  %queueData_priority_load_233 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_233"/></StgValue>
</operation>

<operation id="1908" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:934  store i32 %queueData_priority_load_233, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
:935  %queueData_data_load_233 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_233"/></StgValue>
</operation>

<operation id="1910" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:936  store i32 %queueData_data_load_233, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1911" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32">
<![CDATA[
:937  %queueData_priority_load_234 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_234"/></StgValue>
</operation>

<operation id="1912" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32">
<![CDATA[
:939  %queueData_data_load_234 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_234"/></StgValue>
</operation>

<operation id="1913" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32">
<![CDATA[
:941  %queueData_priority_load_235 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_235"/></StgValue>
</operation>

<operation id="1914" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32">
<![CDATA[
:943  %queueData_data_load_235 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_235"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1915" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32">
<![CDATA[
:937  %queueData_priority_load_234 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_234"/></StgValue>
</operation>

<operation id="1916" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:938  store i32 %queueData_priority_load_234, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1917" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32">
<![CDATA[
:939  %queueData_data_load_234 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_234"/></StgValue>
</operation>

<operation id="1918" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:940  store i32 %queueData_data_load_234, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1919" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32">
<![CDATA[
:941  %queueData_priority_load_235 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_235"/></StgValue>
</operation>

<operation id="1920" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:942  store i32 %queueData_priority_load_235, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32">
<![CDATA[
:943  %queueData_data_load_235 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_235"/></StgValue>
</operation>

<operation id="1922" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:944  store i32 %queueData_data_load_235, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32">
<![CDATA[
:945  %queueData_priority_load_236 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_236"/></StgValue>
</operation>

<operation id="1924" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32">
<![CDATA[
:947  %queueData_data_load_236 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_236"/></StgValue>
</operation>

<operation id="1925" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32">
<![CDATA[
:949  %queueData_priority_load_237 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_237"/></StgValue>
</operation>

<operation id="1926" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
:951  %queueData_data_load_237 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_237"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1927" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32">
<![CDATA[
:945  %queueData_priority_load_236 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_236"/></StgValue>
</operation>

<operation id="1928" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:946  store i32 %queueData_priority_load_236, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32">
<![CDATA[
:947  %queueData_data_load_236 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_236"/></StgValue>
</operation>

<operation id="1930" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:948  store i32 %queueData_data_load_236, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1931" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32">
<![CDATA[
:949  %queueData_priority_load_237 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_237"/></StgValue>
</operation>

<operation id="1932" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:950  store i32 %queueData_priority_load_237, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32">
<![CDATA[
:951  %queueData_data_load_237 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_237"/></StgValue>
</operation>

<operation id="1934" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:952  store i32 %queueData_data_load_237, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32">
<![CDATA[
:953  %queueData_priority_load_238 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_238"/></StgValue>
</operation>

<operation id="1936" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
:955  %queueData_data_load_238 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_238"/></StgValue>
</operation>

<operation id="1937" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32">
<![CDATA[
:957  %queueData_priority_load_239 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_239"/></StgValue>
</operation>

<operation id="1938" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32">
<![CDATA[
:959  %queueData_data_load_239 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_239"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1939" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32">
<![CDATA[
:953  %queueData_priority_load_238 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_238"/></StgValue>
</operation>

<operation id="1940" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:954  store i32 %queueData_priority_load_238, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32">
<![CDATA[
:955  %queueData_data_load_238 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_238"/></StgValue>
</operation>

<operation id="1942" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:956  store i32 %queueData_data_load_238, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32">
<![CDATA[
:957  %queueData_priority_load_239 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_239"/></StgValue>
</operation>

<operation id="1944" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:958  store i32 %queueData_priority_load_239, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32">
<![CDATA[
:959  %queueData_data_load_239 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_239"/></StgValue>
</operation>

<operation id="1946" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:960  store i32 %queueData_data_load_239, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1947" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32">
<![CDATA[
:961  %queueData_priority_load_240 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_240"/></StgValue>
</operation>

<operation id="1948" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32">
<![CDATA[
:963  %queueData_data_load_240 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_240"/></StgValue>
</operation>

<operation id="1949" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32">
<![CDATA[
:965  %queueData_priority_load_241 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_241"/></StgValue>
</operation>

<operation id="1950" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32">
<![CDATA[
:967  %queueData_data_load_241 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_241"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1951" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32">
<![CDATA[
:961  %queueData_priority_load_240 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_240"/></StgValue>
</operation>

<operation id="1952" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:962  store i32 %queueData_priority_load_240, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32">
<![CDATA[
:963  %queueData_data_load_240 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_240"/></StgValue>
</operation>

<operation id="1954" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:964  store i32 %queueData_data_load_240, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32">
<![CDATA[
:965  %queueData_priority_load_241 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_241"/></StgValue>
</operation>

<operation id="1956" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:966  store i32 %queueData_priority_load_241, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32">
<![CDATA[
:967  %queueData_data_load_241 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_241"/></StgValue>
</operation>

<operation id="1958" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:968  store i32 %queueData_data_load_241, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32">
<![CDATA[
:969  %queueData_priority_load_242 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_242"/></StgValue>
</operation>

<operation id="1960" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32">
<![CDATA[
:971  %queueData_data_load_242 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_242"/></StgValue>
</operation>

<operation id="1961" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32">
<![CDATA[
:973  %queueData_priority_load_243 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_243"/></StgValue>
</operation>

<operation id="1962" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32">
<![CDATA[
:975  %queueData_data_load_243 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_243"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1963" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32">
<![CDATA[
:969  %queueData_priority_load_242 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_242"/></StgValue>
</operation>

<operation id="1964" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:970  store i32 %queueData_priority_load_242, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32">
<![CDATA[
:971  %queueData_data_load_242 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_242"/></StgValue>
</operation>

<operation id="1966" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:972  store i32 %queueData_data_load_242, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1967" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32">
<![CDATA[
:973  %queueData_priority_load_243 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_243"/></StgValue>
</operation>

<operation id="1968" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:974  store i32 %queueData_priority_load_243, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32">
<![CDATA[
:975  %queueData_data_load_243 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_243"/></StgValue>
</operation>

<operation id="1970" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:976  store i32 %queueData_data_load_243, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32">
<![CDATA[
:977  %queueData_priority_load_244 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_244"/></StgValue>
</operation>

<operation id="1972" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="32">
<![CDATA[
:979  %queueData_data_load_244 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_244"/></StgValue>
</operation>

<operation id="1973" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32">
<![CDATA[
:981  %queueData_priority_load_245 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_245"/></StgValue>
</operation>

<operation id="1974" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32">
<![CDATA[
:983  %queueData_data_load_245 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_245"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1975" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32">
<![CDATA[
:977  %queueData_priority_load_244 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_244"/></StgValue>
</operation>

<operation id="1976" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:978  store i32 %queueData_priority_load_244, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1977" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="32">
<![CDATA[
:979  %queueData_data_load_244 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_244"/></StgValue>
</operation>

<operation id="1978" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:980  store i32 %queueData_data_load_244, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32">
<![CDATA[
:981  %queueData_priority_load_245 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_245"/></StgValue>
</operation>

<operation id="1980" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:982  store i32 %queueData_priority_load_245, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1981" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32">
<![CDATA[
:983  %queueData_data_load_245 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_245"/></StgValue>
</operation>

<operation id="1982" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:984  store i32 %queueData_data_load_245, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32">
<![CDATA[
:985  %queueData_priority_load_246 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_246"/></StgValue>
</operation>

<operation id="1984" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32">
<![CDATA[
:987  %queueData_data_load_246 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_246"/></StgValue>
</operation>

<operation id="1985" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32">
<![CDATA[
:989  %queueData_priority_load_247 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_247"/></StgValue>
</operation>

<operation id="1986" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32">
<![CDATA[
:991  %queueData_data_load_247 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_247"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1987" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32">
<![CDATA[
:985  %queueData_priority_load_246 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_246"/></StgValue>
</operation>

<operation id="1988" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:986  store i32 %queueData_priority_load_246, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32">
<![CDATA[
:987  %queueData_data_load_246 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_246"/></StgValue>
</operation>

<operation id="1990" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:988  store i32 %queueData_data_load_246, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32">
<![CDATA[
:989  %queueData_priority_load_247 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_247"/></StgValue>
</operation>

<operation id="1992" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:990  store i32 %queueData_priority_load_247, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1993" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32">
<![CDATA[
:991  %queueData_data_load_247 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_247"/></StgValue>
</operation>

<operation id="1994" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:992  store i32 %queueData_data_load_247, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1995" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32">
<![CDATA[
:993  %queueData_priority_load_248 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_248"/></StgValue>
</operation>

<operation id="1996" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32">
<![CDATA[
:995  %queueData_data_load_248 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_248"/></StgValue>
</operation>

<operation id="1997" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32">
<![CDATA[
:997  %queueData_priority_load_249 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_249"/></StgValue>
</operation>

<operation id="1998" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32">
<![CDATA[
:999  %queueData_data_load_249 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_249"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1999" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32">
<![CDATA[
:993  %queueData_priority_load_248 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_248"/></StgValue>
</operation>

<operation id="2000" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:994  store i32 %queueData_priority_load_248, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32">
<![CDATA[
:995  %queueData_data_load_248 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_248"/></StgValue>
</operation>

<operation id="2002" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:996  store i32 %queueData_data_load_248, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32">
<![CDATA[
:997  %queueData_priority_load_249 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_249"/></StgValue>
</operation>

<operation id="2004" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:998  store i32 %queueData_priority_load_249, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2005" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32">
<![CDATA[
:999  %queueData_data_load_249 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_249"/></StgValue>
</operation>

<operation id="2006" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1000  store i32 %queueData_data_load_249, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
:1001  %queueData_priority_load_250 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_250"/></StgValue>
</operation>

<operation id="2008" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32">
<![CDATA[
:1003  %queueData_data_load_250 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_250"/></StgValue>
</operation>

<operation id="2009" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32">
<![CDATA[
:1005  %queueData_priority_load_251 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_251"/></StgValue>
</operation>

<operation id="2010" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32">
<![CDATA[
:1007  %queueData_data_load_251 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_251"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2011" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32">
<![CDATA[
:1001  %queueData_priority_load_250 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_250"/></StgValue>
</operation>

<operation id="2012" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1002  store i32 %queueData_priority_load_250, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32">
<![CDATA[
:1003  %queueData_data_load_250 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_250"/></StgValue>
</operation>

<operation id="2014" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1004  store i32 %queueData_data_load_250, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32">
<![CDATA[
:1005  %queueData_priority_load_251 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_251"/></StgValue>
</operation>

<operation id="2016" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1006  store i32 %queueData_priority_load_251, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32">
<![CDATA[
:1007  %queueData_data_load_251 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_251"/></StgValue>
</operation>

<operation id="2018" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1008  store i32 %queueData_data_load_251, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32">
<![CDATA[
:1009  %queueData_priority_load_252 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_252"/></StgValue>
</operation>

<operation id="2020" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32">
<![CDATA[
:1011  %queueData_data_load_252 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_252"/></StgValue>
</operation>

<operation id="2021" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32">
<![CDATA[
:1013  %queueData_priority_load_253 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_253"/></StgValue>
</operation>

<operation id="2022" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32">
<![CDATA[
:1015  %queueData_data_load_253 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_253"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2023" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32">
<![CDATA[
:1009  %queueData_priority_load_252 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_252"/></StgValue>
</operation>

<operation id="2024" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1010  store i32 %queueData_priority_load_252, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32">
<![CDATA[
:1011  %queueData_data_load_252 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_252"/></StgValue>
</operation>

<operation id="2026" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1012  store i32 %queueData_data_load_252, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32">
<![CDATA[
:1013  %queueData_priority_load_253 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_253"/></StgValue>
</operation>

<operation id="2028" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1014  store i32 %queueData_priority_load_253, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32">
<![CDATA[
:1015  %queueData_data_load_253 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_253"/></StgValue>
</operation>

<operation id="2030" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1016  store i32 %queueData_data_load_253, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2031" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
:1017  %queueData_priority_load_254 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_254"/></StgValue>
</operation>

<operation id="2032" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32">
<![CDATA[
:1019  %queueData_data_load_254 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_254"/></StgValue>
</operation>

<operation id="2033" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
:1021  %queueData_priority_load_255 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_255"/></StgValue>
</operation>

<operation id="2034" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32">
<![CDATA[
:1023  %queueData_data_load_255 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_255"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2035" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32">
<![CDATA[
:1017  %queueData_priority_load_254 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_254"/></StgValue>
</operation>

<operation id="2036" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1018  store i32 %queueData_priority_load_254, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2037" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32">
<![CDATA[
:1019  %queueData_data_load_254 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_254"/></StgValue>
</operation>

<operation id="2038" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1020  store i32 %queueData_data_load_254, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32">
<![CDATA[
:1021  %queueData_priority_load_255 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_255"/></StgValue>
</operation>

<operation id="2040" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1022  store i32 %queueData_priority_load_255, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32">
<![CDATA[
:1023  %queueData_data_load_255 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_255"/></StgValue>
</operation>

<operation id="2042" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1024  store i32 %queueData_data_load_255, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32">
<![CDATA[
:1025  %queueData_priority_load_256 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_256"/></StgValue>
</operation>

<operation id="2044" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="32">
<![CDATA[
:1027  %queueData_data_load_256 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_256"/></StgValue>
</operation>

<operation id="2045" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32">
<![CDATA[
:1029  %queueData_priority_load_257 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_257"/></StgValue>
</operation>

<operation id="2046" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32">
<![CDATA[
:1031  %queueData_data_load_257 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_257"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2047" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32">
<![CDATA[
:1025  %queueData_priority_load_256 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_256"/></StgValue>
</operation>

<operation id="2048" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1026  store i32 %queueData_priority_load_256, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="32">
<![CDATA[
:1027  %queueData_data_load_256 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_256"/></StgValue>
</operation>

<operation id="2050" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1028  store i32 %queueData_data_load_256, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32">
<![CDATA[
:1029  %queueData_priority_load_257 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_257"/></StgValue>
</operation>

<operation id="2052" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1030  store i32 %queueData_priority_load_257, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32">
<![CDATA[
:1031  %queueData_data_load_257 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_257"/></StgValue>
</operation>

<operation id="2054" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1032  store i32 %queueData_data_load_257, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32">
<![CDATA[
:1033  %queueData_priority_load_258 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_258"/></StgValue>
</operation>

<operation id="2056" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32">
<![CDATA[
:1035  %queueData_data_load_258 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_258"/></StgValue>
</operation>

<operation id="2057" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32">
<![CDATA[
:1037  %queueData_priority_load_259 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_259"/></StgValue>
</operation>

<operation id="2058" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32">
<![CDATA[
:1039  %queueData_data_load_259 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_259"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2059" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32">
<![CDATA[
:1033  %queueData_priority_load_258 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_258"/></StgValue>
</operation>

<operation id="2060" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1034  store i32 %queueData_priority_load_258, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32">
<![CDATA[
:1035  %queueData_data_load_258 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_258"/></StgValue>
</operation>

<operation id="2062" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1036  store i32 %queueData_data_load_258, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32">
<![CDATA[
:1037  %queueData_priority_load_259 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_259"/></StgValue>
</operation>

<operation id="2064" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1038  store i32 %queueData_priority_load_259, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32">
<![CDATA[
:1039  %queueData_data_load_259 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_259"/></StgValue>
</operation>

<operation id="2066" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1040  store i32 %queueData_data_load_259, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="32">
<![CDATA[
:1041  %queueData_priority_load_260 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_260"/></StgValue>
</operation>

<operation id="2068" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32">
<![CDATA[
:1043  %queueData_data_load_260 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_260"/></StgValue>
</operation>

<operation id="2069" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32">
<![CDATA[
:1045  %queueData_priority_load_261 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_261"/></StgValue>
</operation>

<operation id="2070" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32">
<![CDATA[
:1047  %queueData_data_load_261 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_261"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2071" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="32">
<![CDATA[
:1041  %queueData_priority_load_260 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_260"/></StgValue>
</operation>

<operation id="2072" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1042  store i32 %queueData_priority_load_260, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32">
<![CDATA[
:1043  %queueData_data_load_260 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_260"/></StgValue>
</operation>

<operation id="2074" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1044  store i32 %queueData_data_load_260, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32">
<![CDATA[
:1045  %queueData_priority_load_261 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_261"/></StgValue>
</operation>

<operation id="2076" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1046  store i32 %queueData_priority_load_261, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32">
<![CDATA[
:1047  %queueData_data_load_261 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_261"/></StgValue>
</operation>

<operation id="2078" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1048  store i32 %queueData_data_load_261, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32">
<![CDATA[
:1049  %queueData_priority_load_262 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_262"/></StgValue>
</operation>

<operation id="2080" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32">
<![CDATA[
:1051  %queueData_data_load_262 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_262"/></StgValue>
</operation>

<operation id="2081" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32">
<![CDATA[
:1053  %queueData_priority_load_263 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_263"/></StgValue>
</operation>

<operation id="2082" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32">
<![CDATA[
:1055  %queueData_data_load_263 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_263"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2083" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32">
<![CDATA[
:1049  %queueData_priority_load_262 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_262"/></StgValue>
</operation>

<operation id="2084" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1050  store i32 %queueData_priority_load_262, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32">
<![CDATA[
:1051  %queueData_data_load_262 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_262"/></StgValue>
</operation>

<operation id="2086" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1052  store i32 %queueData_data_load_262, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32">
<![CDATA[
:1053  %queueData_priority_load_263 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_263"/></StgValue>
</operation>

<operation id="2088" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1054  store i32 %queueData_priority_load_263, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2089" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32">
<![CDATA[
:1055  %queueData_data_load_263 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_263"/></StgValue>
</operation>

<operation id="2090" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1056  store i32 %queueData_data_load_263, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32">
<![CDATA[
:1057  %queueData_priority_load_264 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_264"/></StgValue>
</operation>

<operation id="2092" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32">
<![CDATA[
:1059  %queueData_data_load_264 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_264"/></StgValue>
</operation>

<operation id="2093" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32">
<![CDATA[
:1061  %queueData_priority_load_265 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_265"/></StgValue>
</operation>

<operation id="2094" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="32">
<![CDATA[
:1063  %queueData_data_load_265 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_265"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2095" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32">
<![CDATA[
:1057  %queueData_priority_load_264 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_264"/></StgValue>
</operation>

<operation id="2096" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1058  store i32 %queueData_priority_load_264, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32">
<![CDATA[
:1059  %queueData_data_load_264 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_264"/></StgValue>
</operation>

<operation id="2098" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1060  store i32 %queueData_data_load_264, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32">
<![CDATA[
:1061  %queueData_priority_load_265 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_265"/></StgValue>
</operation>

<operation id="2100" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1062  store i32 %queueData_priority_load_265, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2101" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="32">
<![CDATA[
:1063  %queueData_data_load_265 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_265"/></StgValue>
</operation>

<operation id="2102" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1064  store i32 %queueData_data_load_265, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="32">
<![CDATA[
:1065  %queueData_priority_load_266 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_266"/></StgValue>
</operation>

<operation id="2104" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
:1067  %queueData_data_load_266 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_266"/></StgValue>
</operation>

<operation id="2105" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32">
<![CDATA[
:1069  %queueData_priority_load_267 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_267"/></StgValue>
</operation>

<operation id="2106" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32">
<![CDATA[
:1071  %queueData_data_load_267 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_267"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2107" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="32">
<![CDATA[
:1065  %queueData_priority_load_266 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_266"/></StgValue>
</operation>

<operation id="2108" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1066  store i32 %queueData_priority_load_266, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32">
<![CDATA[
:1067  %queueData_data_load_266 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_266"/></StgValue>
</operation>

<operation id="2110" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1068  store i32 %queueData_data_load_266, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32">
<![CDATA[
:1069  %queueData_priority_load_267 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_267"/></StgValue>
</operation>

<operation id="2112" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1070  store i32 %queueData_priority_load_267, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32">
<![CDATA[
:1071  %queueData_data_load_267 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_267"/></StgValue>
</operation>

<operation id="2114" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1072  store i32 %queueData_data_load_267, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32">
<![CDATA[
:1073  %queueData_priority_load_268 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_268"/></StgValue>
</operation>

<operation id="2116" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32">
<![CDATA[
:1075  %queueData_data_load_268 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_268"/></StgValue>
</operation>

<operation id="2117" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="32" op_0_bw="32">
<![CDATA[
:1077  %queueData_priority_load_269 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_269"/></StgValue>
</operation>

<operation id="2118" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32">
<![CDATA[
:1079  %queueData_data_load_269 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_269"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2119" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32">
<![CDATA[
:1073  %queueData_priority_load_268 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_268"/></StgValue>
</operation>

<operation id="2120" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1074  store i32 %queueData_priority_load_268, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32">
<![CDATA[
:1075  %queueData_data_load_268 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_268"/></StgValue>
</operation>

<operation id="2122" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1076  store i32 %queueData_data_load_268, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="32" op_0_bw="32">
<![CDATA[
:1077  %queueData_priority_load_269 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_269"/></StgValue>
</operation>

<operation id="2124" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1078  store i32 %queueData_priority_load_269, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32">
<![CDATA[
:1079  %queueData_data_load_269 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_269"/></StgValue>
</operation>

<operation id="2126" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1080  store i32 %queueData_data_load_269, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32">
<![CDATA[
:1081  %queueData_priority_load_270 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_270"/></StgValue>
</operation>

<operation id="2128" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
:1083  %queueData_data_load_270 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_270"/></StgValue>
</operation>

<operation id="2129" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32">
<![CDATA[
:1085  %queueData_priority_load_271 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_271"/></StgValue>
</operation>

<operation id="2130" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
:1087  %queueData_data_load_271 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_271"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2131" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32">
<![CDATA[
:1081  %queueData_priority_load_270 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_270"/></StgValue>
</operation>

<operation id="2132" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1082  store i32 %queueData_priority_load_270, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32">
<![CDATA[
:1083  %queueData_data_load_270 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_270"/></StgValue>
</operation>

<operation id="2134" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1084  store i32 %queueData_data_load_270, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32">
<![CDATA[
:1085  %queueData_priority_load_271 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_271"/></StgValue>
</operation>

<operation id="2136" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1086  store i32 %queueData_priority_load_271, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32">
<![CDATA[
:1087  %queueData_data_load_271 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_271"/></StgValue>
</operation>

<operation id="2138" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1088  store i32 %queueData_data_load_271, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32">
<![CDATA[
:1089  %queueData_priority_load_272 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_272"/></StgValue>
</operation>

<operation id="2140" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32">
<![CDATA[
:1091  %queueData_data_load_272 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_272"/></StgValue>
</operation>

<operation id="2141" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32">
<![CDATA[
:1093  %queueData_priority_load_273 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_273"/></StgValue>
</operation>

<operation id="2142" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="32">
<![CDATA[
:1095  %queueData_data_load_273 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_273"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2143" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32">
<![CDATA[
:1089  %queueData_priority_load_272 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_272"/></StgValue>
</operation>

<operation id="2144" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1090  store i32 %queueData_priority_load_272, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32">
<![CDATA[
:1091  %queueData_data_load_272 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_272"/></StgValue>
</operation>

<operation id="2146" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1092  store i32 %queueData_data_load_272, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32">
<![CDATA[
:1093  %queueData_priority_load_273 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_273"/></StgValue>
</operation>

<operation id="2148" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1094  store i32 %queueData_priority_load_273, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="32">
<![CDATA[
:1095  %queueData_data_load_273 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_273"/></StgValue>
</operation>

<operation id="2150" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1096  store i32 %queueData_data_load_273, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32">
<![CDATA[
:1097  %queueData_priority_load_274 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_274"/></StgValue>
</operation>

<operation id="2152" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="32">
<![CDATA[
:1099  %queueData_data_load_274 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_274"/></StgValue>
</operation>

<operation id="2153" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="32" op_0_bw="32">
<![CDATA[
:1101  %queueData_priority_load_275 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_275"/></StgValue>
</operation>

<operation id="2154" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32">
<![CDATA[
:1103  %queueData_data_load_275 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_275"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2155" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32">
<![CDATA[
:1097  %queueData_priority_load_274 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_274"/></StgValue>
</operation>

<operation id="2156" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1098  store i32 %queueData_priority_load_274, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="32">
<![CDATA[
:1099  %queueData_data_load_274 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_274"/></StgValue>
</operation>

<operation id="2158" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1100  store i32 %queueData_data_load_274, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="32" op_0_bw="32">
<![CDATA[
:1101  %queueData_priority_load_275 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_275"/></StgValue>
</operation>

<operation id="2160" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1102  store i32 %queueData_priority_load_275, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32">
<![CDATA[
:1103  %queueData_data_load_275 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_275"/></StgValue>
</operation>

<operation id="2162" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1104  store i32 %queueData_data_load_275, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32">
<![CDATA[
:1105  %queueData_priority_load_276 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_276"/></StgValue>
</operation>

<operation id="2164" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="32">
<![CDATA[
:1107  %queueData_data_load_276 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_276"/></StgValue>
</operation>

<operation id="2165" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32">
<![CDATA[
:1109  %queueData_priority_load_277 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_277"/></StgValue>
</operation>

<operation id="2166" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32">
<![CDATA[
:1111  %queueData_data_load_277 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_277"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2167" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32">
<![CDATA[
:1105  %queueData_priority_load_276 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_276"/></StgValue>
</operation>

<operation id="2168" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1106  store i32 %queueData_priority_load_276, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="32">
<![CDATA[
:1107  %queueData_data_load_276 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_276"/></StgValue>
</operation>

<operation id="2170" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1108  store i32 %queueData_data_load_276, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32">
<![CDATA[
:1109  %queueData_priority_load_277 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_277"/></StgValue>
</operation>

<operation id="2172" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1110  store i32 %queueData_priority_load_277, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2173" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32">
<![CDATA[
:1111  %queueData_data_load_277 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_277"/></StgValue>
</operation>

<operation id="2174" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1112  store i32 %queueData_data_load_277, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2175" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="32">
<![CDATA[
:1113  %queueData_priority_load_278 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_278"/></StgValue>
</operation>

<operation id="2176" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32">
<![CDATA[
:1115  %queueData_data_load_278 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_278"/></StgValue>
</operation>

<operation id="2177" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32">
<![CDATA[
:1117  %queueData_priority_load_279 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_279"/></StgValue>
</operation>

<operation id="2178" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="32">
<![CDATA[
:1119  %queueData_data_load_279 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_279"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2179" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="32">
<![CDATA[
:1113  %queueData_priority_load_278 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_278"/></StgValue>
</operation>

<operation id="2180" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1114  store i32 %queueData_priority_load_278, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32">
<![CDATA[
:1115  %queueData_data_load_278 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_278"/></StgValue>
</operation>

<operation id="2182" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1116  store i32 %queueData_data_load_278, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32">
<![CDATA[
:1117  %queueData_priority_load_279 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_279"/></StgValue>
</operation>

<operation id="2184" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1118  store i32 %queueData_priority_load_279, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="32">
<![CDATA[
:1119  %queueData_data_load_279 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_279"/></StgValue>
</operation>

<operation id="2186" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1120  store i32 %queueData_data_load_279, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32">
<![CDATA[
:1121  %queueData_priority_load_280 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_280"/></StgValue>
</operation>

<operation id="2188" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32">
<![CDATA[
:1123  %queueData_data_load_280 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_280"/></StgValue>
</operation>

<operation id="2189" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="32">
<![CDATA[
:1125  %queueData_priority_load_281 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_281"/></StgValue>
</operation>

<operation id="2190" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32">
<![CDATA[
:1127  %queueData_data_load_281 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_281"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2191" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32">
<![CDATA[
:1121  %queueData_priority_load_280 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_280"/></StgValue>
</operation>

<operation id="2192" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1122  store i32 %queueData_priority_load_280, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32">
<![CDATA[
:1123  %queueData_data_load_280 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_280"/></StgValue>
</operation>

<operation id="2194" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1124  store i32 %queueData_data_load_280, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="32" op_0_bw="32">
<![CDATA[
:1125  %queueData_priority_load_281 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_281"/></StgValue>
</operation>

<operation id="2196" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1126  store i32 %queueData_priority_load_281, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32">
<![CDATA[
:1127  %queueData_data_load_281 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_281"/></StgValue>
</operation>

<operation id="2198" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1128  store i32 %queueData_data_load_281, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32">
<![CDATA[
:1129  %queueData_priority_load_282 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_282"/></StgValue>
</operation>

<operation id="2200" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32">
<![CDATA[
:1131  %queueData_data_load_282 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_282"/></StgValue>
</operation>

<operation id="2201" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32">
<![CDATA[
:1133  %queueData_priority_load_283 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_283"/></StgValue>
</operation>

<operation id="2202" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32">
<![CDATA[
:1135  %queueData_data_load_283 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_283"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2203" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32">
<![CDATA[
:1129  %queueData_priority_load_282 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_282"/></StgValue>
</operation>

<operation id="2204" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1130  store i32 %queueData_priority_load_282, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2205" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32">
<![CDATA[
:1131  %queueData_data_load_282 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_282"/></StgValue>
</operation>

<operation id="2206" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1132  store i32 %queueData_data_load_282, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32">
<![CDATA[
:1133  %queueData_priority_load_283 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_283"/></StgValue>
</operation>

<operation id="2208" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1134  store i32 %queueData_priority_load_283, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32">
<![CDATA[
:1135  %queueData_data_load_283 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_283"/></StgValue>
</operation>

<operation id="2210" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1136  store i32 %queueData_data_load_283, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="32">
<![CDATA[
:1137  %queueData_priority_load_284 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_284"/></StgValue>
</operation>

<operation id="2212" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32">
<![CDATA[
:1139  %queueData_data_load_284 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_284"/></StgValue>
</operation>

<operation id="2213" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32">
<![CDATA[
:1141  %queueData_priority_load_285 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_285"/></StgValue>
</operation>

<operation id="2214" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32">
<![CDATA[
:1143  %queueData_data_load_285 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_285"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2215" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="32">
<![CDATA[
:1137  %queueData_priority_load_284 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_284"/></StgValue>
</operation>

<operation id="2216" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1138  store i32 %queueData_priority_load_284, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2217" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32">
<![CDATA[
:1139  %queueData_data_load_284 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_284"/></StgValue>
</operation>

<operation id="2218" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1140  store i32 %queueData_data_load_284, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32">
<![CDATA[
:1141  %queueData_priority_load_285 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_285"/></StgValue>
</operation>

<operation id="2220" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1142  store i32 %queueData_priority_load_285, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2221" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32">
<![CDATA[
:1143  %queueData_data_load_285 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_285"/></StgValue>
</operation>

<operation id="2222" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1144  store i32 %queueData_data_load_285, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32">
<![CDATA[
:1145  %queueData_priority_load_286 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_286"/></StgValue>
</operation>

<operation id="2224" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32">
<![CDATA[
:1147  %queueData_data_load_286 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_286"/></StgValue>
</operation>

<operation id="2225" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32">
<![CDATA[
:1149  %queueData_priority_load_287 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_287"/></StgValue>
</operation>

<operation id="2226" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32">
<![CDATA[
:1151  %queueData_data_load_287 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_287"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2227" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32">
<![CDATA[
:1145  %queueData_priority_load_286 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_286"/></StgValue>
</operation>

<operation id="2228" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1146  store i32 %queueData_priority_load_286, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2229" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32">
<![CDATA[
:1147  %queueData_data_load_286 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_286"/></StgValue>
</operation>

<operation id="2230" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1148  store i32 %queueData_data_load_286, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2231" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="32" op_0_bw="32">
<![CDATA[
:1149  %queueData_priority_load_287 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_287"/></StgValue>
</operation>

<operation id="2232" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1150  store i32 %queueData_priority_load_287, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2233" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32">
<![CDATA[
:1151  %queueData_data_load_287 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_287"/></StgValue>
</operation>

<operation id="2234" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1152  store i32 %queueData_data_load_287, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2235" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32">
<![CDATA[
:1153  %queueData_priority_load_288 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_288"/></StgValue>
</operation>

<operation id="2236" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="32">
<![CDATA[
:1155  %queueData_data_load_288 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_288"/></StgValue>
</operation>

<operation id="2237" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32">
<![CDATA[
:1157  %queueData_priority_load_289 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_289"/></StgValue>
</operation>

<operation id="2238" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32">
<![CDATA[
:1159  %queueData_data_load_289 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_289"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2239" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32">
<![CDATA[
:1153  %queueData_priority_load_288 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_288"/></StgValue>
</operation>

<operation id="2240" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1154  store i32 %queueData_priority_load_288, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="32">
<![CDATA[
:1155  %queueData_data_load_288 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_288"/></StgValue>
</operation>

<operation id="2242" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1156  store i32 %queueData_data_load_288, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2243" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32">
<![CDATA[
:1157  %queueData_priority_load_289 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_289"/></StgValue>
</operation>

<operation id="2244" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1158  store i32 %queueData_priority_load_289, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32">
<![CDATA[
:1159  %queueData_data_load_289 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_289"/></StgValue>
</operation>

<operation id="2246" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1160  store i32 %queueData_data_load_289, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32">
<![CDATA[
:1161  %queueData_priority_load_290 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_290"/></StgValue>
</operation>

<operation id="2248" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32">
<![CDATA[
:1163  %queueData_data_load_290 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_290"/></StgValue>
</operation>

<operation id="2249" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="32">
<![CDATA[
:1165  %queueData_priority_load_291 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_291"/></StgValue>
</operation>

<operation id="2250" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32">
<![CDATA[
:1167  %queueData_data_load_291 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_291"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2251" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32">
<![CDATA[
:1161  %queueData_priority_load_290 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_290"/></StgValue>
</operation>

<operation id="2252" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1162  store i32 %queueData_priority_load_290, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32">
<![CDATA[
:1163  %queueData_data_load_290 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_290"/></StgValue>
</operation>

<operation id="2254" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1164  store i32 %queueData_data_load_290, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2255" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="32">
<![CDATA[
:1165  %queueData_priority_load_291 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_291"/></StgValue>
</operation>

<operation id="2256" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1166  store i32 %queueData_priority_load_291, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32">
<![CDATA[
:1167  %queueData_data_load_291 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_291"/></StgValue>
</operation>

<operation id="2258" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1168  store i32 %queueData_data_load_291, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32">
<![CDATA[
:1169  %queueData_priority_load_292 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_292"/></StgValue>
</operation>

<operation id="2260" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32">
<![CDATA[
:1171  %queueData_data_load_292 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_292"/></StgValue>
</operation>

<operation id="2261" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="32">
<![CDATA[
:1173  %queueData_priority_load_293 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_293"/></StgValue>
</operation>

<operation id="2262" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32">
<![CDATA[
:1175  %queueData_data_load_293 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_293"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2263" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32">
<![CDATA[
:1169  %queueData_priority_load_292 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_292"/></StgValue>
</operation>

<operation id="2264" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1170  store i32 %queueData_priority_load_292, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2265" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32">
<![CDATA[
:1171  %queueData_data_load_292 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_292"/></StgValue>
</operation>

<operation id="2266" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1172  store i32 %queueData_data_load_292, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2267" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="32">
<![CDATA[
:1173  %queueData_priority_load_293 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_293"/></StgValue>
</operation>

<operation id="2268" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1174  store i32 %queueData_priority_load_293, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2269" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32">
<![CDATA[
:1175  %queueData_data_load_293 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_293"/></StgValue>
</operation>

<operation id="2270" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1176  store i32 %queueData_data_load_293, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2271" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32">
<![CDATA[
:1177  %queueData_priority_load_294 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_294"/></StgValue>
</operation>

<operation id="2272" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="32" op_0_bw="32">
<![CDATA[
:1179  %queueData_data_load_294 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_294"/></StgValue>
</operation>

<operation id="2273" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32">
<![CDATA[
:1181  %queueData_priority_load_295 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_295"/></StgValue>
</operation>

<operation id="2274" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="32">
<![CDATA[
:1183  %queueData_data_load_295 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_295"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2275" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32">
<![CDATA[
:1177  %queueData_priority_load_294 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_294"/></StgValue>
</operation>

<operation id="2276" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1178  store i32 %queueData_priority_load_294, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2277" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="32" op_0_bw="32">
<![CDATA[
:1179  %queueData_data_load_294 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_294"/></StgValue>
</operation>

<operation id="2278" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1180  store i32 %queueData_data_load_294, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2279" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32">
<![CDATA[
:1181  %queueData_priority_load_295 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_295"/></StgValue>
</operation>

<operation id="2280" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1182  store i32 %queueData_priority_load_295, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2281" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="32">
<![CDATA[
:1183  %queueData_data_load_295 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_295"/></StgValue>
</operation>

<operation id="2282" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1184  store i32 %queueData_data_load_295, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2283" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32">
<![CDATA[
:1185  %queueData_priority_load_296 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_296"/></StgValue>
</operation>

<operation id="2284" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32">
<![CDATA[
:1187  %queueData_data_load_296 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_296"/></StgValue>
</operation>

<operation id="2285" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32">
<![CDATA[
:1189  %queueData_priority_load_297 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_297"/></StgValue>
</operation>

<operation id="2286" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="32">
<![CDATA[
:1191  %queueData_data_load_297 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_297"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2287" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32">
<![CDATA[
:1185  %queueData_priority_load_296 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_296"/></StgValue>
</operation>

<operation id="2288" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1186  store i32 %queueData_priority_load_296, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2289" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32">
<![CDATA[
:1187  %queueData_data_load_296 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_296"/></StgValue>
</operation>

<operation id="2290" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1188  store i32 %queueData_data_load_296, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2291" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32">
<![CDATA[
:1189  %queueData_priority_load_297 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_297"/></StgValue>
</operation>

<operation id="2292" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1190  store i32 %queueData_priority_load_297, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2293" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="32">
<![CDATA[
:1191  %queueData_data_load_297 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_297"/></StgValue>
</operation>

<operation id="2294" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1192  store i32 %queueData_data_load_297, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2295" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="32">
<![CDATA[
:1193  %queueData_priority_load_298 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_298"/></StgValue>
</operation>

<operation id="2296" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32">
<![CDATA[
:1195  %queueData_data_load_298 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_298"/></StgValue>
</operation>

<operation id="2297" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1197  %queueData_priority_load_299 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_299"/></StgValue>
</operation>

<operation id="2298" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32">
<![CDATA[
:1199  %queueData_data_load_299 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_299"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2299" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="32">
<![CDATA[
:1193  %queueData_priority_load_298 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_298"/></StgValue>
</operation>

<operation id="2300" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1194  store i32 %queueData_priority_load_298, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2301" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32">
<![CDATA[
:1195  %queueData_data_load_298 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_298"/></StgValue>
</operation>

<operation id="2302" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1196  store i32 %queueData_data_load_298, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2303" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32">
<![CDATA[
:1197  %queueData_priority_load_299 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_299"/></StgValue>
</operation>

<operation id="2304" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1198  store i32 %queueData_priority_load_299, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32">
<![CDATA[
:1199  %queueData_data_load_299 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_299"/></StgValue>
</operation>

<operation id="2306" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1200  store i32 %queueData_data_load_299, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2307" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32">
<![CDATA[
:1201  %queueData_priority_load_300 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_300"/></StgValue>
</operation>

<operation id="2308" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32">
<![CDATA[
:1203  %queueData_data_load_300 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_300"/></StgValue>
</operation>

<operation id="2309" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="32">
<![CDATA[
:1205  %queueData_priority_load_301 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_301"/></StgValue>
</operation>

<operation id="2310" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32">
<![CDATA[
:1207  %queueData_data_load_301 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_301"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2311" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32">
<![CDATA[
:1201  %queueData_priority_load_300 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_300"/></StgValue>
</operation>

<operation id="2312" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1202  store i32 %queueData_priority_load_300, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2313" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32">
<![CDATA[
:1203  %queueData_data_load_300 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_300"/></StgValue>
</operation>

<operation id="2314" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1204  store i32 %queueData_data_load_300, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2315" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="32">
<![CDATA[
:1205  %queueData_priority_load_301 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_301"/></StgValue>
</operation>

<operation id="2316" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1206  store i32 %queueData_priority_load_301, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2317" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32">
<![CDATA[
:1207  %queueData_data_load_301 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_301"/></StgValue>
</operation>

<operation id="2318" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1208  store i32 %queueData_data_load_301, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2319" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="32">
<![CDATA[
:1209  %queueData_priority_load_302 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_302"/></StgValue>
</operation>

<operation id="2320" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="32">
<![CDATA[
:1211  %queueData_data_load_302 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_302"/></StgValue>
</operation>

<operation id="2321" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32">
<![CDATA[
:1213  %queueData_priority_load_303 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_303"/></StgValue>
</operation>

<operation id="2322" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32">
<![CDATA[
:1215  %queueData_data_load_303 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_303"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2323" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="32">
<![CDATA[
:1209  %queueData_priority_load_302 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_302"/></StgValue>
</operation>

<operation id="2324" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1210  store i32 %queueData_priority_load_302, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2325" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="32">
<![CDATA[
:1211  %queueData_data_load_302 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_302"/></StgValue>
</operation>

<operation id="2326" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1212  store i32 %queueData_data_load_302, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2327" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32">
<![CDATA[
:1213  %queueData_priority_load_303 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_303"/></StgValue>
</operation>

<operation id="2328" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1214  store i32 %queueData_priority_load_303, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2329" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32">
<![CDATA[
:1215  %queueData_data_load_303 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_303"/></StgValue>
</operation>

<operation id="2330" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1216  store i32 %queueData_data_load_303, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2331" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="32">
<![CDATA[
:1217  %queueData_priority_load_304 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_304"/></StgValue>
</operation>

<operation id="2332" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32">
<![CDATA[
:1219  %queueData_data_load_304 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_304"/></StgValue>
</operation>

<operation id="2333" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32">
<![CDATA[
:1221  %queueData_priority_load_305 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_305"/></StgValue>
</operation>

<operation id="2334" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="32">
<![CDATA[
:1223  %queueData_data_load_305 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_305"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2335" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="32">
<![CDATA[
:1217  %queueData_priority_load_304 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_304"/></StgValue>
</operation>

<operation id="2336" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1218  store i32 %queueData_priority_load_304, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2337" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32">
<![CDATA[
:1219  %queueData_data_load_304 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_304"/></StgValue>
</operation>

<operation id="2338" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1220  store i32 %queueData_data_load_304, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2339" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32">
<![CDATA[
:1221  %queueData_priority_load_305 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_305"/></StgValue>
</operation>

<operation id="2340" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1222  store i32 %queueData_priority_load_305, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="32">
<![CDATA[
:1223  %queueData_data_load_305 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_305"/></StgValue>
</operation>

<operation id="2342" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1224  store i32 %queueData_data_load_305, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2343" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32">
<![CDATA[
:1225  %queueData_priority_load_306 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_306"/></StgValue>
</operation>

<operation id="2344" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32">
<![CDATA[
:1227  %queueData_data_load_306 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_306"/></StgValue>
</operation>

<operation id="2345" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32">
<![CDATA[
:1229  %queueData_priority_load_307 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_307"/></StgValue>
</operation>

<operation id="2346" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32">
<![CDATA[
:1231  %queueData_data_load_307 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_307"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2347" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32">
<![CDATA[
:1225  %queueData_priority_load_306 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_306"/></StgValue>
</operation>

<operation id="2348" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1226  store i32 %queueData_priority_load_306, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2349" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32">
<![CDATA[
:1227  %queueData_data_load_306 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_306"/></StgValue>
</operation>

<operation id="2350" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1228  store i32 %queueData_data_load_306, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2351" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32">
<![CDATA[
:1229  %queueData_priority_load_307 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_307"/></StgValue>
</operation>

<operation id="2352" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1230  store i32 %queueData_priority_load_307, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2353" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32">
<![CDATA[
:1231  %queueData_data_load_307 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_307"/></StgValue>
</operation>

<operation id="2354" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1232  store i32 %queueData_data_load_307, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2355" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32">
<![CDATA[
:1233  %queueData_priority_load_308 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_308"/></StgValue>
</operation>

<operation id="2356" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="32">
<![CDATA[
:1235  %queueData_data_load_308 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_308"/></StgValue>
</operation>

<operation id="2357" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32">
<![CDATA[
:1237  %queueData_priority_load_309 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_309"/></StgValue>
</operation>

<operation id="2358" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32">
<![CDATA[
:1239  %queueData_data_load_309 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_309"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2359" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32">
<![CDATA[
:1233  %queueData_priority_load_308 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_308"/></StgValue>
</operation>

<operation id="2360" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1234  store i32 %queueData_priority_load_308, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2361" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="32">
<![CDATA[
:1235  %queueData_data_load_308 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_308"/></StgValue>
</operation>

<operation id="2362" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1236  store i32 %queueData_data_load_308, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2363" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32">
<![CDATA[
:1237  %queueData_priority_load_309 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_309"/></StgValue>
</operation>

<operation id="2364" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1238  store i32 %queueData_priority_load_309, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2365" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32">
<![CDATA[
:1239  %queueData_data_load_309 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_309"/></StgValue>
</operation>

<operation id="2366" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1240  store i32 %queueData_data_load_309, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2367" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32">
<![CDATA[
:1241  %queueData_priority_load_310 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_310"/></StgValue>
</operation>

<operation id="2368" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32">
<![CDATA[
:1243  %queueData_data_load_310 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_310"/></StgValue>
</operation>

<operation id="2369" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32">
<![CDATA[
:1245  %queueData_priority_load_311 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_311"/></StgValue>
</operation>

<operation id="2370" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32">
<![CDATA[
:1247  %queueData_data_load_311 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_311"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2371" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32">
<![CDATA[
:1241  %queueData_priority_load_310 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_310"/></StgValue>
</operation>

<operation id="2372" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1242  store i32 %queueData_priority_load_310, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2373" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32">
<![CDATA[
:1243  %queueData_data_load_310 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_310"/></StgValue>
</operation>

<operation id="2374" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1244  store i32 %queueData_data_load_310, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2375" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32">
<![CDATA[
:1245  %queueData_priority_load_311 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_311"/></StgValue>
</operation>

<operation id="2376" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1246  store i32 %queueData_priority_load_311, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2377" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32">
<![CDATA[
:1247  %queueData_data_load_311 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_311"/></StgValue>
</operation>

<operation id="2378" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1248  store i32 %queueData_data_load_311, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2379" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32">
<![CDATA[
:1249  %queueData_priority_load_312 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_312"/></StgValue>
</operation>

<operation id="2380" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="32">
<![CDATA[
:1251  %queueData_data_load_312 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_312"/></StgValue>
</operation>

<operation id="2381" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="32">
<![CDATA[
:1253  %queueData_priority_load_313 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_313"/></StgValue>
</operation>

<operation id="2382" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32">
<![CDATA[
:1255  %queueData_data_load_313 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_313"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2383" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32">
<![CDATA[
:1249  %queueData_priority_load_312 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_312"/></StgValue>
</operation>

<operation id="2384" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1250  store i32 %queueData_priority_load_312, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2385" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="32">
<![CDATA[
:1251  %queueData_data_load_312 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_312"/></StgValue>
</operation>

<operation id="2386" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1252  store i32 %queueData_data_load_312, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2387" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="32">
<![CDATA[
:1253  %queueData_priority_load_313 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_313"/></StgValue>
</operation>

<operation id="2388" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1254  store i32 %queueData_priority_load_313, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2389" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32">
<![CDATA[
:1255  %queueData_data_load_313 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_313"/></StgValue>
</operation>

<operation id="2390" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1256  store i32 %queueData_data_load_313, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2391" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32">
<![CDATA[
:1257  %queueData_priority_load_314 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_314"/></StgValue>
</operation>

<operation id="2392" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32">
<![CDATA[
:1259  %queueData_data_load_314 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_314"/></StgValue>
</operation>

<operation id="2393" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32">
<![CDATA[
:1261  %queueData_priority_load_315 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_315"/></StgValue>
</operation>

<operation id="2394" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32">
<![CDATA[
:1263  %queueData_data_load_315 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_315"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2395" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32">
<![CDATA[
:1257  %queueData_priority_load_314 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_314"/></StgValue>
</operation>

<operation id="2396" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1258  store i32 %queueData_priority_load_314, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2397" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32">
<![CDATA[
:1259  %queueData_data_load_314 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_314"/></StgValue>
</operation>

<operation id="2398" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1260  store i32 %queueData_data_load_314, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2399" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32">
<![CDATA[
:1261  %queueData_priority_load_315 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_315"/></StgValue>
</operation>

<operation id="2400" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1262  store i32 %queueData_priority_load_315, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2401" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32">
<![CDATA[
:1263  %queueData_data_load_315 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_315"/></StgValue>
</operation>

<operation id="2402" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1264  store i32 %queueData_data_load_315, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2403" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32">
<![CDATA[
:1265  %queueData_priority_load_316 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_316"/></StgValue>
</operation>

<operation id="2404" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32">
<![CDATA[
:1267  %queueData_data_load_316 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_316"/></StgValue>
</operation>

<operation id="2405" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32">
<![CDATA[
:1269  %queueData_priority_load_317 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_317"/></StgValue>
</operation>

<operation id="2406" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32">
<![CDATA[
:1271  %queueData_data_load_317 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_317"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2407" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32">
<![CDATA[
:1265  %queueData_priority_load_316 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_316"/></StgValue>
</operation>

<operation id="2408" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1266  store i32 %queueData_priority_load_316, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2409" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32">
<![CDATA[
:1267  %queueData_data_load_316 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_316"/></StgValue>
</operation>

<operation id="2410" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1268  store i32 %queueData_data_load_316, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2411" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32">
<![CDATA[
:1269  %queueData_priority_load_317 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_317"/></StgValue>
</operation>

<operation id="2412" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1270  store i32 %queueData_priority_load_317, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2413" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32">
<![CDATA[
:1271  %queueData_data_load_317 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_317"/></StgValue>
</operation>

<operation id="2414" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1272  store i32 %queueData_data_load_317, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2415" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32">
<![CDATA[
:1273  %queueData_priority_load_318 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_318"/></StgValue>
</operation>

<operation id="2416" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32">
<![CDATA[
:1275  %queueData_data_load_318 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_318"/></StgValue>
</operation>

<operation id="2417" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="32">
<![CDATA[
:1277  %queueData_priority_load_319 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_319"/></StgValue>
</operation>

<operation id="2418" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32">
<![CDATA[
:1279  %queueData_data_load_319 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_319"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2419" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32">
<![CDATA[
:1273  %queueData_priority_load_318 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_318"/></StgValue>
</operation>

<operation id="2420" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1274  store i32 %queueData_priority_load_318, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2421" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32">
<![CDATA[
:1275  %queueData_data_load_318 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_318"/></StgValue>
</operation>

<operation id="2422" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1276  store i32 %queueData_data_load_318, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2423" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="32">
<![CDATA[
:1277  %queueData_priority_load_319 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_319"/></StgValue>
</operation>

<operation id="2424" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1278  store i32 %queueData_priority_load_319, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2425" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32">
<![CDATA[
:1279  %queueData_data_load_319 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_319"/></StgValue>
</operation>

<operation id="2426" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1280  store i32 %queueData_data_load_319, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2427" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32">
<![CDATA[
:1281  %queueData_priority_load_320 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_320"/></StgValue>
</operation>

<operation id="2428" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="32">
<![CDATA[
:1283  %queueData_data_load_320 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_320"/></StgValue>
</operation>

<operation id="2429" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32">
<![CDATA[
:1285  %queueData_priority_load_321 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_321"/></StgValue>
</operation>

<operation id="2430" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32">
<![CDATA[
:1287  %queueData_data_load_321 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_321"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2431" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32">
<![CDATA[
:1281  %queueData_priority_load_320 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_320"/></StgValue>
</operation>

<operation id="2432" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1282  store i32 %queueData_priority_load_320, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="32">
<![CDATA[
:1283  %queueData_data_load_320 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_320"/></StgValue>
</operation>

<operation id="2434" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1284  store i32 %queueData_data_load_320, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2435" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32">
<![CDATA[
:1285  %queueData_priority_load_321 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_321"/></StgValue>
</operation>

<operation id="2436" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1286  store i32 %queueData_priority_load_321, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2437" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32">
<![CDATA[
:1287  %queueData_data_load_321 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_321"/></StgValue>
</operation>

<operation id="2438" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1288  store i32 %queueData_data_load_321, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2439" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="32">
<![CDATA[
:1289  %queueData_priority_load_322 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_322"/></StgValue>
</operation>

<operation id="2440" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="32">
<![CDATA[
:1291  %queueData_data_load_322 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_322"/></StgValue>
</operation>

<operation id="2441" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32">
<![CDATA[
:1293  %queueData_priority_load_323 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_323"/></StgValue>
</operation>

<operation id="2442" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="32" op_0_bw="32">
<![CDATA[
:1295  %queueData_data_load_323 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_323"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2443" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="32">
<![CDATA[
:1289  %queueData_priority_load_322 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_322"/></StgValue>
</operation>

<operation id="2444" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1290  store i32 %queueData_priority_load_322, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2445" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="32">
<![CDATA[
:1291  %queueData_data_load_322 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_322"/></StgValue>
</operation>

<operation id="2446" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1292  store i32 %queueData_data_load_322, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2447" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32">
<![CDATA[
:1293  %queueData_priority_load_323 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_323"/></StgValue>
</operation>

<operation id="2448" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1294  store i32 %queueData_priority_load_323, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="32" op_0_bw="32">
<![CDATA[
:1295  %queueData_data_load_323 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_323"/></StgValue>
</operation>

<operation id="2450" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1296  store i32 %queueData_data_load_323, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2451" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="32">
<![CDATA[
:1297  %queueData_priority_load_324 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_324"/></StgValue>
</operation>

<operation id="2452" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="32">
<![CDATA[
:1299  %queueData_data_load_324 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_324"/></StgValue>
</operation>

<operation id="2453" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="32">
<![CDATA[
:1301  %queueData_priority_load_325 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_325"/></StgValue>
</operation>

<operation id="2454" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="32">
<![CDATA[
:1303  %queueData_data_load_325 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_325"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2455" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="32">
<![CDATA[
:1297  %queueData_priority_load_324 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_324"/></StgValue>
</operation>

<operation id="2456" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1298  store i32 %queueData_priority_load_324, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2457" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="32">
<![CDATA[
:1299  %queueData_data_load_324 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_324"/></StgValue>
</operation>

<operation id="2458" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1300  store i32 %queueData_data_load_324, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2459" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="32">
<![CDATA[
:1301  %queueData_priority_load_325 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_325"/></StgValue>
</operation>

<operation id="2460" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1302  store i32 %queueData_priority_load_325, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="32">
<![CDATA[
:1303  %queueData_data_load_325 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_325"/></StgValue>
</operation>

<operation id="2462" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1304  store i32 %queueData_data_load_325, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2463" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32">
<![CDATA[
:1305  %queueData_priority_load_326 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_326"/></StgValue>
</operation>

<operation id="2464" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32">
<![CDATA[
:1307  %queueData_data_load_326 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_326"/></StgValue>
</operation>

<operation id="2465" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32">
<![CDATA[
:1309  %queueData_priority_load_327 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_327"/></StgValue>
</operation>

<operation id="2466" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32">
<![CDATA[
:1311  %queueData_data_load_327 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_327"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2467" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32">
<![CDATA[
:1305  %queueData_priority_load_326 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_326"/></StgValue>
</operation>

<operation id="2468" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1306  store i32 %queueData_priority_load_326, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2469" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32">
<![CDATA[
:1307  %queueData_data_load_326 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_326"/></StgValue>
</operation>

<operation id="2470" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1308  store i32 %queueData_data_load_326, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2471" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32">
<![CDATA[
:1309  %queueData_priority_load_327 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_327"/></StgValue>
</operation>

<operation id="2472" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1310  store i32 %queueData_priority_load_327, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2473" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32">
<![CDATA[
:1311  %queueData_data_load_327 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_327"/></StgValue>
</operation>

<operation id="2474" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1312  store i32 %queueData_data_load_327, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2475" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="32">
<![CDATA[
:1313  %queueData_priority_load_328 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_328"/></StgValue>
</operation>

<operation id="2476" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32">
<![CDATA[
:1315  %queueData_data_load_328 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_328"/></StgValue>
</operation>

<operation id="2477" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="32" op_0_bw="32">
<![CDATA[
:1317  %queueData_priority_load_329 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_329"/></StgValue>
</operation>

<operation id="2478" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="32">
<![CDATA[
:1319  %queueData_data_load_329 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_329"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2479" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="32">
<![CDATA[
:1313  %queueData_priority_load_328 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_328"/></StgValue>
</operation>

<operation id="2480" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1314  store i32 %queueData_priority_load_328, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2481" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32">
<![CDATA[
:1315  %queueData_data_load_328 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_328"/></StgValue>
</operation>

<operation id="2482" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1316  store i32 %queueData_data_load_328, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2483" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="32" op_0_bw="32">
<![CDATA[
:1317  %queueData_priority_load_329 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_329"/></StgValue>
</operation>

<operation id="2484" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1318  store i32 %queueData_priority_load_329, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2485" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="32" op_0_bw="32">
<![CDATA[
:1319  %queueData_data_load_329 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_329"/></StgValue>
</operation>

<operation id="2486" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1320  store i32 %queueData_data_load_329, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2487" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32">
<![CDATA[
:1321  %queueData_priority_load_330 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_330"/></StgValue>
</operation>

<operation id="2488" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="32">
<![CDATA[
:1323  %queueData_data_load_330 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_330"/></StgValue>
</operation>

<operation id="2489" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="32" op_0_bw="32">
<![CDATA[
:1325  %queueData_priority_load_331 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_331"/></StgValue>
</operation>

<operation id="2490" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="32">
<![CDATA[
:1327  %queueData_data_load_331 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_331"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2491" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32">
<![CDATA[
:1321  %queueData_priority_load_330 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_330"/></StgValue>
</operation>

<operation id="2492" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1322  store i32 %queueData_priority_load_330, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2493" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="32">
<![CDATA[
:1323  %queueData_data_load_330 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_330"/></StgValue>
</operation>

<operation id="2494" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1324  store i32 %queueData_data_load_330, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2495" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="32" op_0_bw="32">
<![CDATA[
:1325  %queueData_priority_load_331 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_331"/></StgValue>
</operation>

<operation id="2496" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1326  store i32 %queueData_priority_load_331, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2497" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="32">
<![CDATA[
:1327  %queueData_data_load_331 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_331"/></StgValue>
</operation>

<operation id="2498" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1328  store i32 %queueData_data_load_331, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2499" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32">
<![CDATA[
:1329  %queueData_priority_load_332 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_332"/></StgValue>
</operation>

<operation id="2500" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="32">
<![CDATA[
:1331  %queueData_data_load_332 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_332"/></StgValue>
</operation>

<operation id="2501" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32">
<![CDATA[
:1333  %queueData_priority_load_333 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_333"/></StgValue>
</operation>

<operation id="2502" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32">
<![CDATA[
:1335  %queueData_data_load_333 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_333"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2503" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32">
<![CDATA[
:1329  %queueData_priority_load_332 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_332"/></StgValue>
</operation>

<operation id="2504" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1330  store i32 %queueData_priority_load_332, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2505" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="32">
<![CDATA[
:1331  %queueData_data_load_332 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_332"/></StgValue>
</operation>

<operation id="2506" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1332  store i32 %queueData_data_load_332, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2507" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="32">
<![CDATA[
:1333  %queueData_priority_load_333 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_333"/></StgValue>
</operation>

<operation id="2508" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1334  store i32 %queueData_priority_load_333, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2509" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32">
<![CDATA[
:1335  %queueData_data_load_333 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_333"/></StgValue>
</operation>

<operation id="2510" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1336  store i32 %queueData_data_load_333, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2511" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="32">
<![CDATA[
:1337  %queueData_priority_load_334 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_334"/></StgValue>
</operation>

<operation id="2512" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="32">
<![CDATA[
:1339  %queueData_data_load_334 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_334"/></StgValue>
</operation>

<operation id="2513" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="32">
<![CDATA[
:1341  %queueData_priority_load_335 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_335"/></StgValue>
</operation>

<operation id="2514" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="32">
<![CDATA[
:1343  %queueData_data_load_335 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_335"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2515" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="32">
<![CDATA[
:1337  %queueData_priority_load_334 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_334"/></StgValue>
</operation>

<operation id="2516" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1338  store i32 %queueData_priority_load_334, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2517" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="32">
<![CDATA[
:1339  %queueData_data_load_334 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_334"/></StgValue>
</operation>

<operation id="2518" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1340  store i32 %queueData_data_load_334, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2519" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="32">
<![CDATA[
:1341  %queueData_priority_load_335 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_335"/></StgValue>
</operation>

<operation id="2520" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1342  store i32 %queueData_priority_load_335, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2521" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="32">
<![CDATA[
:1343  %queueData_data_load_335 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_335"/></StgValue>
</operation>

<operation id="2522" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1344  store i32 %queueData_data_load_335, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="32">
<![CDATA[
:1345  %queueData_priority_load_336 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_336"/></StgValue>
</operation>

<operation id="2524" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="32" op_0_bw="32">
<![CDATA[
:1347  %queueData_data_load_336 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_336"/></StgValue>
</operation>

<operation id="2525" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32">
<![CDATA[
:1349  %queueData_priority_load_337 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_337"/></StgValue>
</operation>

<operation id="2526" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32">
<![CDATA[
:1351  %queueData_data_load_337 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_337"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2527" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="32" op_0_bw="32">
<![CDATA[
:1345  %queueData_priority_load_336 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_336"/></StgValue>
</operation>

<operation id="2528" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1346  store i32 %queueData_priority_load_336, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2529" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="32" op_0_bw="32">
<![CDATA[
:1347  %queueData_data_load_336 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_336"/></StgValue>
</operation>

<operation id="2530" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1348  store i32 %queueData_data_load_336, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2531" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32">
<![CDATA[
:1349  %queueData_priority_load_337 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_337"/></StgValue>
</operation>

<operation id="2532" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1350  store i32 %queueData_priority_load_337, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2533" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32">
<![CDATA[
:1351  %queueData_data_load_337 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_337"/></StgValue>
</operation>

<operation id="2534" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1352  store i32 %queueData_data_load_337, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2535" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="32">
<![CDATA[
:1353  %queueData_priority_load_338 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_338"/></StgValue>
</operation>

<operation id="2536" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="32">
<![CDATA[
:1355  %queueData_data_load_338 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_338"/></StgValue>
</operation>

<operation id="2537" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="32">
<![CDATA[
:1357  %queueData_priority_load_339 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_339"/></StgValue>
</operation>

<operation id="2538" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32">
<![CDATA[
:1359  %queueData_data_load_339 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_339"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2539" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="32">
<![CDATA[
:1353  %queueData_priority_load_338 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_338"/></StgValue>
</operation>

<operation id="2540" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1354  store i32 %queueData_priority_load_338, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2541" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="32">
<![CDATA[
:1355  %queueData_data_load_338 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_338"/></StgValue>
</operation>

<operation id="2542" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1356  store i32 %queueData_data_load_338, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2543" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="32">
<![CDATA[
:1357  %queueData_priority_load_339 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_339"/></StgValue>
</operation>

<operation id="2544" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1358  store i32 %queueData_priority_load_339, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2545" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="32">
<![CDATA[
:1359  %queueData_data_load_339 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_339"/></StgValue>
</operation>

<operation id="2546" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1360  store i32 %queueData_data_load_339, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="32" op_0_bw="32">
<![CDATA[
:1361  %queueData_priority_load_340 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_340"/></StgValue>
</operation>

<operation id="2548" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32">
<![CDATA[
:1363  %queueData_data_load_340 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_340"/></StgValue>
</operation>

<operation id="2549" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="32" op_0_bw="32">
<![CDATA[
:1365  %queueData_priority_load_341 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_341"/></StgValue>
</operation>

<operation id="2550" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="32">
<![CDATA[
:1367  %queueData_data_load_341 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_341"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2551" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="32" op_0_bw="32">
<![CDATA[
:1361  %queueData_priority_load_340 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_340"/></StgValue>
</operation>

<operation id="2552" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1362  store i32 %queueData_priority_load_340, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2553" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32">
<![CDATA[
:1363  %queueData_data_load_340 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_340"/></StgValue>
</operation>

<operation id="2554" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1364  store i32 %queueData_data_load_340, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2555" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="32" op_0_bw="32">
<![CDATA[
:1365  %queueData_priority_load_341 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_341"/></StgValue>
</operation>

<operation id="2556" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1366  store i32 %queueData_priority_load_341, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2557" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="32">
<![CDATA[
:1367  %queueData_data_load_341 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_341"/></StgValue>
</operation>

<operation id="2558" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1368  store i32 %queueData_data_load_341, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2559" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="32">
<![CDATA[
:1369  %queueData_priority_load_342 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_342"/></StgValue>
</operation>

<operation id="2560" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="32">
<![CDATA[
:1371  %queueData_data_load_342 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_342"/></StgValue>
</operation>

<operation id="2561" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32">
<![CDATA[
:1373  %queueData_priority_load_343 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_343"/></StgValue>
</operation>

<operation id="2562" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="32">
<![CDATA[
:1375  %queueData_data_load_343 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_343"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2563" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="32">
<![CDATA[
:1369  %queueData_priority_load_342 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_342"/></StgValue>
</operation>

<operation id="2564" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1370  store i32 %queueData_priority_load_342, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2565" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="32">
<![CDATA[
:1371  %queueData_data_load_342 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_342"/></StgValue>
</operation>

<operation id="2566" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1372  store i32 %queueData_data_load_342, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2567" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="32">
<![CDATA[
:1373  %queueData_priority_load_343 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_343"/></StgValue>
</operation>

<operation id="2568" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1374  store i32 %queueData_priority_load_343, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2569" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="32">
<![CDATA[
:1375  %queueData_data_load_343 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_343"/></StgValue>
</operation>

<operation id="2570" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1376  store i32 %queueData_data_load_343, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2571" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="32">
<![CDATA[
:1377  %queueData_priority_load_344 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_344"/></StgValue>
</operation>

<operation id="2572" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="32" op_0_bw="32">
<![CDATA[
:1379  %queueData_data_load_344 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_344"/></StgValue>
</operation>

<operation id="2573" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="32">
<![CDATA[
:1381  %queueData_priority_load_345 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_345"/></StgValue>
</operation>

<operation id="2574" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="32">
<![CDATA[
:1383  %queueData_data_load_345 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_345"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2575" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="32">
<![CDATA[
:1377  %queueData_priority_load_344 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_344"/></StgValue>
</operation>

<operation id="2576" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1378  store i32 %queueData_priority_load_344, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2577" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="32" op_0_bw="32">
<![CDATA[
:1379  %queueData_data_load_344 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_344"/></StgValue>
</operation>

<operation id="2578" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1380  store i32 %queueData_data_load_344, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2579" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="32">
<![CDATA[
:1381  %queueData_priority_load_345 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_345"/></StgValue>
</operation>

<operation id="2580" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1382  store i32 %queueData_priority_load_345, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2581" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="32">
<![CDATA[
:1383  %queueData_data_load_345 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_345"/></StgValue>
</operation>

<operation id="2582" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1384  store i32 %queueData_data_load_345, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2583" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32">
<![CDATA[
:1385  %queueData_priority_load_346 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_346"/></StgValue>
</operation>

<operation id="2584" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="32">
<![CDATA[
:1387  %queueData_data_load_346 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_346"/></StgValue>
</operation>

<operation id="2585" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="32">
<![CDATA[
:1389  %queueData_priority_load_347 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_347"/></StgValue>
</operation>

<operation id="2586" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="32">
<![CDATA[
:1391  %queueData_data_load_347 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_347"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2587" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32">
<![CDATA[
:1385  %queueData_priority_load_346 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_346"/></StgValue>
</operation>

<operation id="2588" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1386  store i32 %queueData_priority_load_346, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2589" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="32">
<![CDATA[
:1387  %queueData_data_load_346 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_346"/></StgValue>
</operation>

<operation id="2590" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1388  store i32 %queueData_data_load_346, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="32">
<![CDATA[
:1389  %queueData_priority_load_347 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_347"/></StgValue>
</operation>

<operation id="2592" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1390  store i32 %queueData_priority_load_347, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2593" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="32">
<![CDATA[
:1391  %queueData_data_load_347 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_347"/></StgValue>
</operation>

<operation id="2594" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1392  store i32 %queueData_data_load_347, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="32">
<![CDATA[
:1393  %queueData_priority_load_348 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_348"/></StgValue>
</operation>

<operation id="2596" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32">
<![CDATA[
:1395  %queueData_data_load_348 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_348"/></StgValue>
</operation>

<operation id="2597" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="32">
<![CDATA[
:1397  %queueData_priority_load_349 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_349"/></StgValue>
</operation>

<operation id="2598" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="32">
<![CDATA[
:1399  %queueData_data_load_349 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_349"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2599" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="32">
<![CDATA[
:1393  %queueData_priority_load_348 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_348"/></StgValue>
</operation>

<operation id="2600" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1394  store i32 %queueData_priority_load_348, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32">
<![CDATA[
:1395  %queueData_data_load_348 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_348"/></StgValue>
</operation>

<operation id="2602" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1396  store i32 %queueData_data_load_348, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2603" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="32">
<![CDATA[
:1397  %queueData_priority_load_349 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_349"/></StgValue>
</operation>

<operation id="2604" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1398  store i32 %queueData_priority_load_349, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2605" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="32">
<![CDATA[
:1399  %queueData_data_load_349 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_349"/></StgValue>
</operation>

<operation id="2606" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1400  store i32 %queueData_data_load_349, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="32">
<![CDATA[
:1401  %queueData_priority_load_350 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_350"/></StgValue>
</operation>

<operation id="2608" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="32">
<![CDATA[
:1403  %queueData_data_load_350 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_350"/></StgValue>
</operation>

<operation id="2609" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="32">
<![CDATA[
:1405  %queueData_priority_load_351 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_351"/></StgValue>
</operation>

<operation id="2610" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="32">
<![CDATA[
:1407  %queueData_data_load_351 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_351"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2611" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="32">
<![CDATA[
:1401  %queueData_priority_load_350 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_350"/></StgValue>
</operation>

<operation id="2612" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1402  store i32 %queueData_priority_load_350, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2613" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="32">
<![CDATA[
:1403  %queueData_data_load_350 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_350"/></StgValue>
</operation>

<operation id="2614" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1404  store i32 %queueData_data_load_350, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2615" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="32">
<![CDATA[
:1405  %queueData_priority_load_351 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_351"/></StgValue>
</operation>

<operation id="2616" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1406  store i32 %queueData_priority_load_351, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2617" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="32">
<![CDATA[
:1407  %queueData_data_load_351 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_351"/></StgValue>
</operation>

<operation id="2618" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1408  store i32 %queueData_data_load_351, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="32">
<![CDATA[
:1409  %queueData_priority_load_352 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_352"/></StgValue>
</operation>

<operation id="2620" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32">
<![CDATA[
:1411  %queueData_data_load_352 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_352"/></StgValue>
</operation>

<operation id="2621" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="32">
<![CDATA[
:1413  %queueData_priority_load_353 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_353"/></StgValue>
</operation>

<operation id="2622" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="32" op_0_bw="32">
<![CDATA[
:1415  %queueData_data_load_353 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_353"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2623" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="32">
<![CDATA[
:1409  %queueData_priority_load_352 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_352"/></StgValue>
</operation>

<operation id="2624" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1410  store i32 %queueData_priority_load_352, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32">
<![CDATA[
:1411  %queueData_data_load_352 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_352"/></StgValue>
</operation>

<operation id="2626" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1412  store i32 %queueData_data_load_352, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2627" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="32">
<![CDATA[
:1413  %queueData_priority_load_353 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_353"/></StgValue>
</operation>

<operation id="2628" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1414  store i32 %queueData_priority_load_353, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2629" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="32" op_0_bw="32">
<![CDATA[
:1415  %queueData_data_load_353 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_353"/></StgValue>
</operation>

<operation id="2630" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1416  store i32 %queueData_data_load_353, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32">
<![CDATA[
:1417  %queueData_priority_load_354 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_354"/></StgValue>
</operation>

<operation id="2632" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="32">
<![CDATA[
:1419  %queueData_data_load_354 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_354"/></StgValue>
</operation>

<operation id="2633" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="32" op_0_bw="32">
<![CDATA[
:1421  %queueData_priority_load_355 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_355"/></StgValue>
</operation>

<operation id="2634" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="32">
<![CDATA[
:1423  %queueData_data_load_355 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_355"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2635" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="32">
<![CDATA[
:1417  %queueData_priority_load_354 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_354"/></StgValue>
</operation>

<operation id="2636" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1418  store i32 %queueData_priority_load_354, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="32">
<![CDATA[
:1419  %queueData_data_load_354 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_354"/></StgValue>
</operation>

<operation id="2638" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1420  store i32 %queueData_data_load_354, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="32" op_0_bw="32">
<![CDATA[
:1421  %queueData_priority_load_355 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_355"/></StgValue>
</operation>

<operation id="2640" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1422  store i32 %queueData_priority_load_355, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2641" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="32">
<![CDATA[
:1423  %queueData_data_load_355 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_355"/></StgValue>
</operation>

<operation id="2642" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1424  store i32 %queueData_data_load_355, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="32">
<![CDATA[
:1425  %queueData_priority_load_356 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_356"/></StgValue>
</operation>

<operation id="2644" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:1427  %queueData_data_load_356 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_356"/></StgValue>
</operation>

<operation id="2645" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="32">
<![CDATA[
:1429  %queueData_priority_load_357 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_357"/></StgValue>
</operation>

<operation id="2646" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="32">
<![CDATA[
:1431  %queueData_data_load_357 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_357"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2647" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="32">
<![CDATA[
:1425  %queueData_priority_load_356 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_356"/></StgValue>
</operation>

<operation id="2648" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1426  store i32 %queueData_priority_load_356, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2649" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32">
<![CDATA[
:1427  %queueData_data_load_356 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_356"/></StgValue>
</operation>

<operation id="2650" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1428  store i32 %queueData_data_load_356, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2651" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="32">
<![CDATA[
:1429  %queueData_priority_load_357 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_357"/></StgValue>
</operation>

<operation id="2652" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1430  store i32 %queueData_priority_load_357, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2653" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="32">
<![CDATA[
:1431  %queueData_data_load_357 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_357"/></StgValue>
</operation>

<operation id="2654" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1432  store i32 %queueData_data_load_357, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="32">
<![CDATA[
:1433  %queueData_priority_load_358 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_358"/></StgValue>
</operation>

<operation id="2656" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="32">
<![CDATA[
:1435  %queueData_data_load_358 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_358"/></StgValue>
</operation>

<operation id="2657" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32">
<![CDATA[
:1437  %queueData_priority_load_359 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_359"/></StgValue>
</operation>

<operation id="2658" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32">
<![CDATA[
:1439  %queueData_data_load_359 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_359"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2659" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="32">
<![CDATA[
:1433  %queueData_priority_load_358 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_358"/></StgValue>
</operation>

<operation id="2660" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1434  store i32 %queueData_priority_load_358, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2661" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="32">
<![CDATA[
:1435  %queueData_data_load_358 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_358"/></StgValue>
</operation>

<operation id="2662" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1436  store i32 %queueData_data_load_358, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2663" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32">
<![CDATA[
:1437  %queueData_priority_load_359 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_359"/></StgValue>
</operation>

<operation id="2664" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1438  store i32 %queueData_priority_load_359, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32">
<![CDATA[
:1439  %queueData_data_load_359 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_359"/></StgValue>
</operation>

<operation id="2666" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1440  store i32 %queueData_data_load_359, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32">
<![CDATA[
:1441  %queueData_priority_load_360 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_360"/></StgValue>
</operation>

<operation id="2668" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="32">
<![CDATA[
:1443  %queueData_data_load_360 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_360"/></StgValue>
</operation>

<operation id="2669" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="32">
<![CDATA[
:1445  %queueData_priority_load_361 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_361"/></StgValue>
</operation>

<operation id="2670" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="32">
<![CDATA[
:1447  %queueData_data_load_361 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_361"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2671" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="32">
<![CDATA[
:1441  %queueData_priority_load_360 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_360"/></StgValue>
</operation>

<operation id="2672" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1442  store i32 %queueData_priority_load_360, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="32">
<![CDATA[
:1443  %queueData_data_load_360 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_360"/></StgValue>
</operation>

<operation id="2674" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1444  store i32 %queueData_data_load_360, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="32">
<![CDATA[
:1445  %queueData_priority_load_361 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_361"/></StgValue>
</operation>

<operation id="2676" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1446  store i32 %queueData_priority_load_361, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2677" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="32">
<![CDATA[
:1447  %queueData_data_load_361 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_361"/></StgValue>
</operation>

<operation id="2678" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1448  store i32 %queueData_data_load_361, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2679" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="32">
<![CDATA[
:1449  %queueData_priority_load_362 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_362"/></StgValue>
</operation>

<operation id="2680" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="32" op_0_bw="32">
<![CDATA[
:1451  %queueData_data_load_362 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_362"/></StgValue>
</operation>

<operation id="2681" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="32" op_0_bw="32">
<![CDATA[
:1453  %queueData_priority_load_363 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_363"/></StgValue>
</operation>

<operation id="2682" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="32">
<![CDATA[
:1455  %queueData_data_load_363 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_363"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2683" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="32">
<![CDATA[
:1449  %queueData_priority_load_362 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_362"/></StgValue>
</operation>

<operation id="2684" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1450  store i32 %queueData_priority_load_362, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2685" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="32" op_0_bw="32">
<![CDATA[
:1451  %queueData_data_load_362 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_362"/></StgValue>
</operation>

<operation id="2686" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1452  store i32 %queueData_data_load_362, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2687" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="32" op_0_bw="32">
<![CDATA[
:1453  %queueData_priority_load_363 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_363"/></StgValue>
</operation>

<operation id="2688" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1454  store i32 %queueData_priority_load_363, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2689" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="32">
<![CDATA[
:1455  %queueData_data_load_363 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_363"/></StgValue>
</operation>

<operation id="2690" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1456  store i32 %queueData_data_load_363, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="32" op_0_bw="32">
<![CDATA[
:1457  %queueData_priority_load_364 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_364"/></StgValue>
</operation>

<operation id="2692" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="32">
<![CDATA[
:1459  %queueData_data_load_364 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_364"/></StgValue>
</operation>

<operation id="2693" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32">
<![CDATA[
:1461  %queueData_priority_load_365 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_365"/></StgValue>
</operation>

<operation id="2694" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32">
<![CDATA[
:1463  %queueData_data_load_365 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_365"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2695" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="32" op_0_bw="32">
<![CDATA[
:1457  %queueData_priority_load_364 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_364"/></StgValue>
</operation>

<operation id="2696" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1458  store i32 %queueData_priority_load_364, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="32">
<![CDATA[
:1459  %queueData_data_load_364 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_364"/></StgValue>
</operation>

<operation id="2698" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1460  store i32 %queueData_data_load_364, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2699" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32">
<![CDATA[
:1461  %queueData_priority_load_365 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_365"/></StgValue>
</operation>

<operation id="2700" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1462  store i32 %queueData_priority_load_365, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2701" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32">
<![CDATA[
:1463  %queueData_data_load_365 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_365"/></StgValue>
</operation>

<operation id="2702" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1464  store i32 %queueData_data_load_365, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2703" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="32" op_0_bw="32">
<![CDATA[
:1465  %queueData_priority_load_366 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_366"/></StgValue>
</operation>

<operation id="2704" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="32" op_0_bw="32">
<![CDATA[
:1467  %queueData_data_load_366 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_366"/></StgValue>
</operation>

<operation id="2705" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="32" op_0_bw="32">
<![CDATA[
:1469  %queueData_priority_load_367 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_367"/></StgValue>
</operation>

<operation id="2706" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="32">
<![CDATA[
:1471  %queueData_data_load_367 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_367"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2707" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="32" op_0_bw="32">
<![CDATA[
:1465  %queueData_priority_load_366 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_366"/></StgValue>
</operation>

<operation id="2708" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1466  store i32 %queueData_priority_load_366, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="32" op_0_bw="32">
<![CDATA[
:1467  %queueData_data_load_366 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_366"/></StgValue>
</operation>

<operation id="2710" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1468  store i32 %queueData_data_load_366, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2711" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="32" op_0_bw="32">
<![CDATA[
:1469  %queueData_priority_load_367 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_367"/></StgValue>
</operation>

<operation id="2712" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1470  store i32 %queueData_priority_load_367, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2713" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="32">
<![CDATA[
:1471  %queueData_data_load_367 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_367"/></StgValue>
</operation>

<operation id="2714" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1472  store i32 %queueData_data_load_367, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2715" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="32">
<![CDATA[
:1473  %queueData_priority_load_368 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_368"/></StgValue>
</operation>

<operation id="2716" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="32">
<![CDATA[
:1475  %queueData_data_load_368 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_368"/></StgValue>
</operation>

<operation id="2717" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="32">
<![CDATA[
:1477  %queueData_priority_load_369 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_369"/></StgValue>
</operation>

<operation id="2718" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="32">
<![CDATA[
:1479  %queueData_data_load_369 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_369"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2719" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="32">
<![CDATA[
:1473  %queueData_priority_load_368 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_368"/></StgValue>
</operation>

<operation id="2720" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1474  store i32 %queueData_priority_load_368, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2721" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="32">
<![CDATA[
:1475  %queueData_data_load_368 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_368"/></StgValue>
</operation>

<operation id="2722" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1476  store i32 %queueData_data_load_368, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2723" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="32">
<![CDATA[
:1477  %queueData_priority_load_369 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_369"/></StgValue>
</operation>

<operation id="2724" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1478  store i32 %queueData_priority_load_369, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2725" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="32">
<![CDATA[
:1479  %queueData_data_load_369 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_369"/></StgValue>
</operation>

<operation id="2726" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1480  store i32 %queueData_data_load_369, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2727" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="32" op_0_bw="32">
<![CDATA[
:1481  %queueData_priority_load_370 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_370"/></StgValue>
</operation>

<operation id="2728" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32">
<![CDATA[
:1483  %queueData_data_load_370 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_370"/></StgValue>
</operation>

<operation id="2729" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32">
<![CDATA[
:1485  %queueData_priority_load_371 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_371"/></StgValue>
</operation>

<operation id="2730" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="32">
<![CDATA[
:1487  %queueData_data_load_371 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_371"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2731" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="32" op_0_bw="32">
<![CDATA[
:1481  %queueData_priority_load_370 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_370"/></StgValue>
</operation>

<operation id="2732" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1482  store i32 %queueData_priority_load_370, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2733" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32">
<![CDATA[
:1483  %queueData_data_load_370 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_370"/></StgValue>
</operation>

<operation id="2734" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1484  store i32 %queueData_data_load_370, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2735" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32">
<![CDATA[
:1485  %queueData_priority_load_371 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_371"/></StgValue>
</operation>

<operation id="2736" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1486  store i32 %queueData_priority_load_371, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2737" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="32">
<![CDATA[
:1487  %queueData_data_load_371 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_371"/></StgValue>
</operation>

<operation id="2738" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1488  store i32 %queueData_data_load_371, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2739" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="32" op_0_bw="32">
<![CDATA[
:1489  %queueData_priority_load_372 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_372"/></StgValue>
</operation>

<operation id="2740" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32">
<![CDATA[
:1491  %queueData_data_load_372 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_372"/></StgValue>
</operation>

<operation id="2741" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="32" op_0_bw="32">
<![CDATA[
:1493  %queueData_priority_load_373 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_373"/></StgValue>
</operation>

<operation id="2742" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="32" op_0_bw="32">
<![CDATA[
:1495  %queueData_data_load_373 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_373"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2743" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="32" op_0_bw="32">
<![CDATA[
:1489  %queueData_priority_load_372 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_372"/></StgValue>
</operation>

<operation id="2744" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1490  store i32 %queueData_priority_load_372, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2745" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="32">
<![CDATA[
:1491  %queueData_data_load_372 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_372"/></StgValue>
</operation>

<operation id="2746" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1492  store i32 %queueData_data_load_372, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2747" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="32" op_0_bw="32">
<![CDATA[
:1493  %queueData_priority_load_373 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_373"/></StgValue>
</operation>

<operation id="2748" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1494  store i32 %queueData_priority_load_373, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2749" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="32" op_0_bw="32">
<![CDATA[
:1495  %queueData_data_load_373 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_373"/></StgValue>
</operation>

<operation id="2750" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1496  store i32 %queueData_data_load_373, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2751" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32">
<![CDATA[
:1497  %queueData_priority_load_374 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_374"/></StgValue>
</operation>

<operation id="2752" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32">
<![CDATA[
:1499  %queueData_data_load_374 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_374"/></StgValue>
</operation>

<operation id="2753" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32">
<![CDATA[
:1501  %queueData_priority_load_375 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_375"/></StgValue>
</operation>

<operation id="2754" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="32" op_0_bw="32">
<![CDATA[
:1503  %queueData_data_load_375 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_375"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2755" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32">
<![CDATA[
:1497  %queueData_priority_load_374 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_374"/></StgValue>
</operation>

<operation id="2756" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1498  store i32 %queueData_priority_load_374, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2757" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32">
<![CDATA[
:1499  %queueData_data_load_374 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_374"/></StgValue>
</operation>

<operation id="2758" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1500  store i32 %queueData_data_load_374, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2759" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="32">
<![CDATA[
:1501  %queueData_priority_load_375 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_375"/></StgValue>
</operation>

<operation id="2760" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1502  store i32 %queueData_priority_load_375, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2761" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="32" op_0_bw="32">
<![CDATA[
:1503  %queueData_data_load_375 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_375"/></StgValue>
</operation>

<operation id="2762" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1504  store i32 %queueData_data_load_375, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2763" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32">
<![CDATA[
:1505  %queueData_priority_load_376 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_376"/></StgValue>
</operation>

<operation id="2764" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32">
<![CDATA[
:1507  %queueData_data_load_376 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_376"/></StgValue>
</operation>

<operation id="2765" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="32">
<![CDATA[
:1509  %queueData_priority_load_377 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_377"/></StgValue>
</operation>

<operation id="2766" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="32">
<![CDATA[
:1511  %queueData_data_load_377 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_377"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2767" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32">
<![CDATA[
:1505  %queueData_priority_load_376 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_376"/></StgValue>
</operation>

<operation id="2768" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1506  store i32 %queueData_priority_load_376, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2769" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32">
<![CDATA[
:1507  %queueData_data_load_376 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_376"/></StgValue>
</operation>

<operation id="2770" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1508  store i32 %queueData_data_load_376, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2771" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="32">
<![CDATA[
:1509  %queueData_priority_load_377 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_377"/></StgValue>
</operation>

<operation id="2772" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1510  store i32 %queueData_priority_load_377, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2773" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="32">
<![CDATA[
:1511  %queueData_data_load_377 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_377"/></StgValue>
</operation>

<operation id="2774" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1512  store i32 %queueData_data_load_377, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2775" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32">
<![CDATA[
:1513  %queueData_priority_load_378 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_378"/></StgValue>
</operation>

<operation id="2776" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32">
<![CDATA[
:1515  %queueData_data_load_378 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_378"/></StgValue>
</operation>

<operation id="2777" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="32" op_0_bw="32">
<![CDATA[
:1517  %queueData_priority_load_379 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_379"/></StgValue>
</operation>

<operation id="2778" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32">
<![CDATA[
:1519  %queueData_data_load_379 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_379"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2779" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="32">
<![CDATA[
:1513  %queueData_priority_load_378 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_378"/></StgValue>
</operation>

<operation id="2780" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1514  store i32 %queueData_priority_load_378, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2781" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="32">
<![CDATA[
:1515  %queueData_data_load_378 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_378"/></StgValue>
</operation>

<operation id="2782" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1516  store i32 %queueData_data_load_378, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2783" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="32" op_0_bw="32">
<![CDATA[
:1517  %queueData_priority_load_379 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_379"/></StgValue>
</operation>

<operation id="2784" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1518  store i32 %queueData_priority_load_379, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2785" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32">
<![CDATA[
:1519  %queueData_data_load_379 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_379"/></StgValue>
</operation>

<operation id="2786" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1520  store i32 %queueData_data_load_379, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2787" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="32">
<![CDATA[
:1521  %queueData_priority_load_380 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_380"/></StgValue>
</operation>

<operation id="2788" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="32">
<![CDATA[
:1523  %queueData_data_load_380 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_380"/></StgValue>
</operation>

<operation id="2789" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="32">
<![CDATA[
:1525  %queueData_priority_load_381 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_381"/></StgValue>
</operation>

<operation id="2790" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32">
<![CDATA[
:1527  %queueData_data_load_381 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_381"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2791" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="32">
<![CDATA[
:1521  %queueData_priority_load_380 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_380"/></StgValue>
</operation>

<operation id="2792" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1522  store i32 %queueData_priority_load_380, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2793" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="32">
<![CDATA[
:1523  %queueData_data_load_380 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_380"/></StgValue>
</operation>

<operation id="2794" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1524  store i32 %queueData_data_load_380, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2795" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="32">
<![CDATA[
:1525  %queueData_priority_load_381 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_381"/></StgValue>
</operation>

<operation id="2796" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1526  store i32 %queueData_priority_load_381, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2797" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="32">
<![CDATA[
:1527  %queueData_data_load_381 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_381"/></StgValue>
</operation>

<operation id="2798" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1528  store i32 %queueData_data_load_381, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="32">
<![CDATA[
:1529  %queueData_priority_load_382 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_382"/></StgValue>
</operation>

<operation id="2800" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="32">
<![CDATA[
:1531  %queueData_data_load_382 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_382"/></StgValue>
</operation>

<operation id="2801" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32">
<![CDATA[
:1533  %queueData_priority_load_383 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_383"/></StgValue>
</operation>

<operation id="2802" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="32" op_0_bw="32">
<![CDATA[
:1535  %queueData_data_load_383 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_383"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2803" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="32">
<![CDATA[
:1529  %queueData_priority_load_382 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_382"/></StgValue>
</operation>

<operation id="2804" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1530  store i32 %queueData_priority_load_382, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2805" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="32">
<![CDATA[
:1531  %queueData_data_load_382 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_382"/></StgValue>
</operation>

<operation id="2806" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1532  store i32 %queueData_data_load_382, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2807" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32">
<![CDATA[
:1533  %queueData_priority_load_383 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_383"/></StgValue>
</operation>

<operation id="2808" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1534  store i32 %queueData_priority_load_383, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2809" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="32" op_0_bw="32">
<![CDATA[
:1535  %queueData_data_load_383 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_383"/></StgValue>
</operation>

<operation id="2810" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1536  store i32 %queueData_data_load_383, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="32" op_0_bw="32">
<![CDATA[
:1537  %queueData_priority_load_384 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_384"/></StgValue>
</operation>

<operation id="2812" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="32" op_0_bw="32">
<![CDATA[
:1539  %queueData_data_load_384 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_384"/></StgValue>
</operation>

<operation id="2813" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="32" op_0_bw="32">
<![CDATA[
:1541  %queueData_priority_load_385 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_385"/></StgValue>
</operation>

<operation id="2814" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32">
<![CDATA[
:1543  %queueData_data_load_385 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_385"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2815" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="32" op_0_bw="32">
<![CDATA[
:1537  %queueData_priority_load_384 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_384"/></StgValue>
</operation>

<operation id="2816" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1538  store i32 %queueData_priority_load_384, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="32" op_0_bw="32">
<![CDATA[
:1539  %queueData_data_load_384 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_384"/></StgValue>
</operation>

<operation id="2818" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1540  store i32 %queueData_data_load_384, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2819" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="32" op_0_bw="32">
<![CDATA[
:1541  %queueData_priority_load_385 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_385"/></StgValue>
</operation>

<operation id="2820" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1542  store i32 %queueData_priority_load_385, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2821" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32">
<![CDATA[
:1543  %queueData_data_load_385 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_385"/></StgValue>
</operation>

<operation id="2822" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1544  store i32 %queueData_data_load_385, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32">
<![CDATA[
:1545  %queueData_priority_load_386 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_386"/></StgValue>
</operation>

<operation id="2824" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32">
<![CDATA[
:1547  %queueData_data_load_386 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_386"/></StgValue>
</operation>

<operation id="2825" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32">
<![CDATA[
:1549  %queueData_priority_load_387 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_387"/></StgValue>
</operation>

<operation id="2826" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="32">
<![CDATA[
:1551  %queueData_data_load_387 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_387"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2827" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32">
<![CDATA[
:1545  %queueData_priority_load_386 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_386"/></StgValue>
</operation>

<operation id="2828" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1546  store i32 %queueData_priority_load_386, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32">
<![CDATA[
:1547  %queueData_data_load_386 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_386"/></StgValue>
</operation>

<operation id="2830" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1548  store i32 %queueData_data_load_386, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2831" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="32">
<![CDATA[
:1549  %queueData_priority_load_387 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_387"/></StgValue>
</operation>

<operation id="2832" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1550  store i32 %queueData_priority_load_387, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2833" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="32">
<![CDATA[
:1551  %queueData_data_load_387 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_387"/></StgValue>
</operation>

<operation id="2834" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1552  store i32 %queueData_data_load_387, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2835" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="32">
<![CDATA[
:1553  %queueData_priority_load_388 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_388"/></StgValue>
</operation>

<operation id="2836" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="32" op_0_bw="32">
<![CDATA[
:1555  %queueData_data_load_388 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_388"/></StgValue>
</operation>

<operation id="2837" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="32" op_0_bw="32">
<![CDATA[
:1557  %queueData_priority_load_389 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_389"/></StgValue>
</operation>

<operation id="2838" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32">
<![CDATA[
:1559  %queueData_data_load_389 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_389"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2839" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="32">
<![CDATA[
:1553  %queueData_priority_load_388 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_388"/></StgValue>
</operation>

<operation id="2840" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1554  store i32 %queueData_priority_load_388, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2841" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="32" op_0_bw="32">
<![CDATA[
:1555  %queueData_data_load_388 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_388"/></StgValue>
</operation>

<operation id="2842" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1556  store i32 %queueData_data_load_388, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2843" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="32" op_0_bw="32">
<![CDATA[
:1557  %queueData_priority_load_389 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_389"/></StgValue>
</operation>

<operation id="2844" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1558  store i32 %queueData_priority_load_389, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2845" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32">
<![CDATA[
:1559  %queueData_data_load_389 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_389"/></StgValue>
</operation>

<operation id="2846" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1560  store i32 %queueData_data_load_389, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2847" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32">
<![CDATA[
:1561  %queueData_priority_load_390 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_390"/></StgValue>
</operation>

<operation id="2848" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="32">
<![CDATA[
:1563  %queueData_data_load_390 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_390"/></StgValue>
</operation>

<operation id="2849" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="32">
<![CDATA[
:1565  %queueData_priority_load_391 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_391"/></StgValue>
</operation>

<operation id="2850" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="32">
<![CDATA[
:1567  %queueData_data_load_391 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_391"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2851" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="32" op_0_bw="32">
<![CDATA[
:1561  %queueData_priority_load_390 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_390"/></StgValue>
</operation>

<operation id="2852" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1562  store i32 %queueData_priority_load_390, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2853" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="32">
<![CDATA[
:1563  %queueData_data_load_390 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_390"/></StgValue>
</operation>

<operation id="2854" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1564  store i32 %queueData_data_load_390, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2855" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="32">
<![CDATA[
:1565  %queueData_priority_load_391 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_391"/></StgValue>
</operation>

<operation id="2856" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1566  store i32 %queueData_priority_load_391, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2857" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="32">
<![CDATA[
:1567  %queueData_data_load_391 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_391"/></StgValue>
</operation>

<operation id="2858" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1568  store i32 %queueData_data_load_391, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2859" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="32">
<![CDATA[
:1569  %queueData_priority_load_392 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_392"/></StgValue>
</operation>

<operation id="2860" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32">
<![CDATA[
:1571  %queueData_data_load_392 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_392"/></StgValue>
</operation>

<operation id="2861" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32">
<![CDATA[
:1573  %queueData_priority_load_393 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_393"/></StgValue>
</operation>

<operation id="2862" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32">
<![CDATA[
:1575  %queueData_data_load_393 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_393"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2863" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="32">
<![CDATA[
:1569  %queueData_priority_load_392 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_392"/></StgValue>
</operation>

<operation id="2864" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1570  store i32 %queueData_priority_load_392, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2865" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32">
<![CDATA[
:1571  %queueData_data_load_392 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_392"/></StgValue>
</operation>

<operation id="2866" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1572  store i32 %queueData_data_load_392, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2867" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32">
<![CDATA[
:1573  %queueData_priority_load_393 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_393"/></StgValue>
</operation>

<operation id="2868" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1574  store i32 %queueData_priority_load_393, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2869" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="32">
<![CDATA[
:1575  %queueData_data_load_393 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_393"/></StgValue>
</operation>

<operation id="2870" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1576  store i32 %queueData_data_load_393, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2871" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="32">
<![CDATA[
:1577  %queueData_priority_load_394 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_394"/></StgValue>
</operation>

<operation id="2872" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="32">
<![CDATA[
:1579  %queueData_data_load_394 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_394"/></StgValue>
</operation>

<operation id="2873" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="32">
<![CDATA[
:1581  %queueData_priority_load_395 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_395"/></StgValue>
</operation>

<operation id="2874" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32">
<![CDATA[
:1583  %queueData_data_load_395 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_395"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2875" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="32">
<![CDATA[
:1577  %queueData_priority_load_394 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_394"/></StgValue>
</operation>

<operation id="2876" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1578  store i32 %queueData_priority_load_394, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2877" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="32">
<![CDATA[
:1579  %queueData_data_load_394 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_394"/></StgValue>
</operation>

<operation id="2878" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1580  store i32 %queueData_data_load_394, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2879" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="32">
<![CDATA[
:1581  %queueData_priority_load_395 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_395"/></StgValue>
</operation>

<operation id="2880" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1582  store i32 %queueData_priority_load_395, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32">
<![CDATA[
:1583  %queueData_data_load_395 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_395"/></StgValue>
</operation>

<operation id="2882" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1584  store i32 %queueData_data_load_395, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2883" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="32" op_0_bw="32">
<![CDATA[
:1585  %queueData_priority_load_396 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_396"/></StgValue>
</operation>

<operation id="2884" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32">
<![CDATA[
:1587  %queueData_data_load_396 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_396"/></StgValue>
</operation>

<operation id="2885" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32">
<![CDATA[
:1589  %queueData_priority_load_397 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_397"/></StgValue>
</operation>

<operation id="2886" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="32" op_0_bw="32">
<![CDATA[
:1591  %queueData_data_load_397 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_397"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2887" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="32" op_0_bw="32">
<![CDATA[
:1585  %queueData_priority_load_396 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="queueData_priority_load_396"/></StgValue>
</operation>

<operation id="2888" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1586  store i32 %queueData_priority_load_396, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32">
<![CDATA[
:1587  %queueData_data_load_396 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="queueData_data_load_396"/></StgValue>
</operation>

<operation id="2890" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1588  store i32 %queueData_data_load_396, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2891" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32">
<![CDATA[
:1589  %queueData_priority_load_397 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_397"/></StgValue>
</operation>

<operation id="2892" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1590  store i32 %queueData_priority_load_397, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2893" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="32" op_0_bw="32">
<![CDATA[
:1591  %queueData_data_load_397 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_397"/></StgValue>
</operation>

<operation id="2894" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1592  store i32 %queueData_data_load_397, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2895" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32">
<![CDATA[
:1593  %queueData_priority_load_398 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_398"/></StgValue>
</operation>

<operation id="2896" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="32">
<![CDATA[
:1595  %queueData_data_load_398 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_398"/></StgValue>
</operation>

<operation id="2897" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="32" op_0_bw="32">
<![CDATA[
:1597  %queueData_priority_load_399 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_399"/></StgValue>
</operation>

<operation id="2898" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="32">
<![CDATA[
:1599  %queueData_data_load_399 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_399"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2899" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)

]]></node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="2900" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32">
<![CDATA[
:1593  %queueData_priority_load_398 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="queueData_priority_load_398"/></StgValue>
</operation>

<operation id="2901" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1594  store i32 %queueData_priority_load_398, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2902" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="32">
<![CDATA[
:1595  %queueData_data_load_398 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="queueData_data_load_398"/></StgValue>
</operation>

<operation id="2903" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1596  store i32 %queueData_data_load_398, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2904" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="32" op_0_bw="32">
<![CDATA[
:1597  %queueData_priority_load_399 = load i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="queueData_priority_load_399"/></StgValue>
</operation>

<operation id="2905" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1598  store i32 %queueData_priority_load_399, i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2906" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="32">
<![CDATA[
:1599  %queueData_data_load_399 = load i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="queueData_data_load_399"/></StgValue>
</operation>

<operation id="2907" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1600  store i32 %queueData_data_load_399, i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2908" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="0" op_0_bw="0">
<![CDATA[
:1601  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2909" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i32 [ %size_read, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="2910" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i = icmp slt i32 %i_i, 400

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="2911" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %2, label %reinitialize.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2912" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_1202_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_1202_i"/></StgValue>
</operation>

<operation id="2913" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2914" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_i_7 = sext i32 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="2915" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tempData_priority_addr = getelementptr [400 x i32]* @tempData_priority, i64 0, i64 %tmp_i_7

]]></node>
<StgValue><ssdm name="tempData_priority_addr"/></StgValue>
</operation>

<operation id="2916" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 2147483647, i32* %tempData_priority_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tempData_data_addr = getelementptr [400 x i32]* @tempData_data, i64 0, i64 %tmp_i_7

]]></node>
<StgValue><ssdm name="tempData_data_addr"/></StgValue>
</operation>

<operation id="2918" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:6  store i32 -1, i32* %tempData_data_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2919" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1202_i)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2920" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %i = add nsw i32 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2921" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2922" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:0  %tempData_priority_load = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load"/></StgValue>
</operation>

<operation id="2923" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1  %tempData_data_load = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load"/></StgValue>
</operation>

<operation id="2924" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2  %tempData_priority_load_1 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_1"/></StgValue>
</operation>

<operation id="2925" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:3  %tempData_data_load_1 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2926" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:0  %tempData_priority_load = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load"/></StgValue>
</operation>

<operation id="2927" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1  %tempData_data_load = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load"/></StgValue>
</operation>

<operation id="2928" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2  %tempData_priority_load_1 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_1"/></StgValue>
</operation>

<operation id="2929" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:3  %tempData_data_load_1 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_1"/></StgValue>
</operation>

<operation id="2930" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:14  %tempData_priority_load_2 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_2"/></StgValue>
</operation>

<operation id="2931" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:15  %tempData_data_load_2 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_2"/></StgValue>
</operation>

<operation id="2932" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:16  %tempData_priority_load_3 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_3"/></StgValue>
</operation>

<operation id="2933" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:17  %tempData_data_load_3 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2934" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:14  %tempData_priority_load_2 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_2"/></StgValue>
</operation>

<operation id="2935" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:15  %tempData_data_load_2 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_2"/></StgValue>
</operation>

<operation id="2936" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:16  %tempData_priority_load_3 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_3"/></StgValue>
</operation>

<operation id="2937" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:17  %tempData_data_load_3 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_3"/></StgValue>
</operation>

<operation id="2938" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:28  %tempData_priority_load_4 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_4"/></StgValue>
</operation>

<operation id="2939" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:29  %tempData_data_load_4 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_4"/></StgValue>
</operation>

<operation id="2940" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:30  %tempData_priority_load_5 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_5"/></StgValue>
</operation>

<operation id="2941" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:31  %tempData_data_load_5 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_5"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2942" st_id="206" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:4  %min_ret = call fastcc { i32, i32 } @min(i32 %tempData_priority_load, i32 %tempData_data_load, i32 %tempData_priority_load_1, i32 %tempData_data_load_1)

]]></node>
<StgValue><ssdm name="min_ret"/></StgValue>
</operation>

<operation id="2943" st_id="206" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:9  %max_ret = call fastcc { i32, i32 } @max(i32 %tempData_priority_load, i32 %tempData_data_load, i32 %tempData_priority_load_1, i32 %tempData_data_load_1)

]]></node>
<StgValue><ssdm name="max_ret"/></StgValue>
</operation>

<operation id="2944" st_id="206" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:23  %max_ret_1 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_2, i32 %tempData_data_load_2, i32 %tempData_priority_load_3, i32 %tempData_data_load_3)

]]></node>
<StgValue><ssdm name="max_ret_1"/></StgValue>
</operation>

<operation id="2945" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:28  %tempData_priority_load_4 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_4"/></StgValue>
</operation>

<operation id="2946" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:29  %tempData_data_load_4 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_4"/></StgValue>
</operation>

<operation id="2947" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:30  %tempData_priority_load_5 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_5"/></StgValue>
</operation>

<operation id="2948" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:31  %tempData_data_load_5 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_5"/></StgValue>
</operation>

<operation id="2949" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:42  %tempData_priority_load_6 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_6"/></StgValue>
</operation>

<operation id="2950" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:43  %tempData_data_load_6 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_6"/></StgValue>
</operation>

<operation id="2951" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:44  %tempData_priority_load_7 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_7"/></StgValue>
</operation>

<operation id="2952" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:45  %tempData_data_load_7 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_7"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2953" st_id="207" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:4  %min_ret = call fastcc { i32, i32 } @min(i32 %tempData_priority_load, i32 %tempData_data_load, i32 %tempData_priority_load_1, i32 %tempData_data_load_1)

]]></node>
<StgValue><ssdm name="min_ret"/></StgValue>
</operation>

<operation id="2954" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:5  %p_0 = extractvalue { i32, i32 } %min_ret, 0

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="2955" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:6  %p_1 = extractvalue { i32, i32 } %min_ret, 1

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="2956" st_id="207" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:9  %max_ret = call fastcc { i32, i32 } @max(i32 %tempData_priority_load, i32 %tempData_data_load, i32 %tempData_priority_load_1, i32 %tempData_data_load_1)

]]></node>
<StgValue><ssdm name="max_ret"/></StgValue>
</operation>

<operation id="2957" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:10  %p_s = extractvalue { i32, i32 } %max_ret, 0

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="2958" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:11  %p_2 = extractvalue { i32, i32 } %max_ret, 1

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="2959" st_id="207" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:23  %max_ret_1 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_2, i32 %tempData_data_load_2, i32 %tempData_priority_load_3, i32 %tempData_data_load_3)

]]></node>
<StgValue><ssdm name="max_ret_1"/></StgValue>
</operation>

<operation id="2960" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:24  %p_05_0_1 = extractvalue { i32, i32 } %max_ret_1, 0

]]></node>
<StgValue><ssdm name="p_05_0_1"/></StgValue>
</operation>

<operation id="2961" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:25  %p_16_0_1 = extractvalue { i32, i32 } %max_ret_1, 1

]]></node>
<StgValue><ssdm name="p_16_0_1"/></StgValue>
</operation>

<operation id="2962" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:42  %tempData_priority_load_6 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_6"/></StgValue>
</operation>

<operation id="2963" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:43  %tempData_data_load_6 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_6"/></StgValue>
</operation>

<operation id="2964" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:44  %tempData_priority_load_7 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_7"/></StgValue>
</operation>

<operation id="2965" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:45  %tempData_data_load_7 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_7"/></StgValue>
</operation>

<operation id="2966" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:56  %tempData_priority_load_8 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_8"/></StgValue>
</operation>

<operation id="2967" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:57  %tempData_data_load_8 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_8"/></StgValue>
</operation>

<operation id="2968" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:58  %tempData_priority_load_9 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_9"/></StgValue>
</operation>

<operation id="2969" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:59  %tempData_data_load_9 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_9"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2970" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:7  store i32 %p_0, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2971" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:8  store i32 %p_1, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2972" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:12  store i32 %p_s, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2973" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:13  store i32 %p_2, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2974" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:18  %min_ret_1 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_2, i32 %tempData_data_load_2, i32 %tempData_priority_load_3, i32 %tempData_data_load_3)

]]></node>
<StgValue><ssdm name="min_ret_1"/></StgValue>
</operation>

<operation id="2975" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:37  %max_ret_2 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_4, i32 %tempData_data_load_4, i32 %tempData_priority_load_5, i32 %tempData_data_load_5)

]]></node>
<StgValue><ssdm name="max_ret_2"/></StgValue>
</operation>

<operation id="2976" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:51  %max_ret_3 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_6, i32 %tempData_data_load_6, i32 %tempData_priority_load_7, i32 %tempData_data_load_7)

]]></node>
<StgValue><ssdm name="max_ret_3"/></StgValue>
</operation>

<operation id="2977" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:56  %tempData_priority_load_8 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_8"/></StgValue>
</operation>

<operation id="2978" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:57  %tempData_data_load_8 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_8"/></StgValue>
</operation>

<operation id="2979" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:58  %tempData_priority_load_9 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_9"/></StgValue>
</operation>

<operation id="2980" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:59  %tempData_data_load_9 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_9"/></StgValue>
</operation>

<operation id="2981" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:70  %tempData_priority_load_10 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_10"/></StgValue>
</operation>

<operation id="2982" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:71  %tempData_data_load_10 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_10"/></StgValue>
</operation>

<operation id="2983" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:72  %tempData_priority_load_11 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_11"/></StgValue>
</operation>

<operation id="2984" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:73  %tempData_data_load_11 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_11"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2985" st_id="209" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:18  %min_ret_1 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_2, i32 %tempData_data_load_2, i32 %tempData_priority_load_3, i32 %tempData_data_load_3)

]]></node>
<StgValue><ssdm name="min_ret_1"/></StgValue>
</operation>

<operation id="2986" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:19  %p_0_0_1 = extractvalue { i32, i32 } %min_ret_1, 0

]]></node>
<StgValue><ssdm name="p_0_0_1"/></StgValue>
</operation>

<operation id="2987" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:20  %p_1_0_1 = extractvalue { i32, i32 } %min_ret_1, 1

]]></node>
<StgValue><ssdm name="p_1_0_1"/></StgValue>
</operation>

<operation id="2988" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:26  store i32 %p_05_0_1, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2989" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:27  store i32 %p_16_0_1, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2990" st_id="209" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:37  %max_ret_2 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_4, i32 %tempData_data_load_4, i32 %tempData_priority_load_5, i32 %tempData_data_load_5)

]]></node>
<StgValue><ssdm name="max_ret_2"/></StgValue>
</operation>

<operation id="2991" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:38  %p_05_0_2 = extractvalue { i32, i32 } %max_ret_2, 0

]]></node>
<StgValue><ssdm name="p_05_0_2"/></StgValue>
</operation>

<operation id="2992" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:39  %p_16_0_2 = extractvalue { i32, i32 } %max_ret_2, 1

]]></node>
<StgValue><ssdm name="p_16_0_2"/></StgValue>
</operation>

<operation id="2993" st_id="209" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:51  %max_ret_3 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_6, i32 %tempData_data_load_6, i32 %tempData_priority_load_7, i32 %tempData_data_load_7)

]]></node>
<StgValue><ssdm name="max_ret_3"/></StgValue>
</operation>

<operation id="2994" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:52  %p_05_0_3 = extractvalue { i32, i32 } %max_ret_3, 0

]]></node>
<StgValue><ssdm name="p_05_0_3"/></StgValue>
</operation>

<operation id="2995" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:53  %p_16_0_3 = extractvalue { i32, i32 } %max_ret_3, 1

]]></node>
<StgValue><ssdm name="p_16_0_3"/></StgValue>
</operation>

<operation id="2996" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:70  %tempData_priority_load_10 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_10"/></StgValue>
</operation>

<operation id="2997" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:71  %tempData_data_load_10 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_10"/></StgValue>
</operation>

<operation id="2998" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:72  %tempData_priority_load_11 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_11"/></StgValue>
</operation>

<operation id="2999" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:73  %tempData_data_load_11 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_11"/></StgValue>
</operation>

<operation id="3000" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:84  %tempData_priority_load_12 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_12"/></StgValue>
</operation>

<operation id="3001" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:85  %tempData_data_load_12 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_12"/></StgValue>
</operation>

<operation id="3002" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:86  %tempData_priority_load_13 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_13"/></StgValue>
</operation>

<operation id="3003" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:87  %tempData_data_load_13 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_13"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3004" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:21  store i32 %p_0_0_1, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3005" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:22  store i32 %p_1_0_1, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3006" st_id="210" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:32  %min_ret_2 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_4, i32 %tempData_data_load_4, i32 %tempData_priority_load_5, i32 %tempData_data_load_5)

]]></node>
<StgValue><ssdm name="min_ret_2"/></StgValue>
</operation>

<operation id="3007" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:40  store i32 %p_05_0_2, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3008" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:41  store i32 %p_16_0_2, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3009" st_id="210" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:65  %max_ret_4 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_8, i32 %tempData_data_load_8, i32 %tempData_priority_load_9, i32 %tempData_data_load_9)

]]></node>
<StgValue><ssdm name="max_ret_4"/></StgValue>
</operation>

<operation id="3010" st_id="210" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:79  %max_ret_5 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_10, i32 %tempData_data_load_10, i32 %tempData_priority_load_11, i32 %tempData_data_load_11)

]]></node>
<StgValue><ssdm name="max_ret_5"/></StgValue>
</operation>

<operation id="3011" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:84  %tempData_priority_load_12 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_12"/></StgValue>
</operation>

<operation id="3012" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:85  %tempData_data_load_12 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_12"/></StgValue>
</operation>

<operation id="3013" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:86  %tempData_priority_load_13 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_13"/></StgValue>
</operation>

<operation id="3014" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:87  %tempData_data_load_13 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_13"/></StgValue>
</operation>

<operation id="3015" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:98  %tempData_priority_load_14 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_14"/></StgValue>
</operation>

<operation id="3016" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:99  %tempData_data_load_14 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_14"/></StgValue>
</operation>

<operation id="3017" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:100  %tempData_priority_load_15 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_15"/></StgValue>
</operation>

<operation id="3018" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:101  %tempData_data_load_15 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_15"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3019" st_id="211" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:32  %min_ret_2 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_4, i32 %tempData_data_load_4, i32 %tempData_priority_load_5, i32 %tempData_data_load_5)

]]></node>
<StgValue><ssdm name="min_ret_2"/></StgValue>
</operation>

<operation id="3020" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:33  %p_0_0_2 = extractvalue { i32, i32 } %min_ret_2, 0

]]></node>
<StgValue><ssdm name="p_0_0_2"/></StgValue>
</operation>

<operation id="3021" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:34  %p_1_0_2 = extractvalue { i32, i32 } %min_ret_2, 1

]]></node>
<StgValue><ssdm name="p_1_0_2"/></StgValue>
</operation>

<operation id="3022" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:54  store i32 %p_05_0_3, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3023" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:55  store i32 %p_16_0_3, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3024" st_id="211" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:65  %max_ret_4 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_8, i32 %tempData_data_load_8, i32 %tempData_priority_load_9, i32 %tempData_data_load_9)

]]></node>
<StgValue><ssdm name="max_ret_4"/></StgValue>
</operation>

<operation id="3025" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:66  %p_05_0_4 = extractvalue { i32, i32 } %max_ret_4, 0

]]></node>
<StgValue><ssdm name="p_05_0_4"/></StgValue>
</operation>

<operation id="3026" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:67  %p_16_0_4 = extractvalue { i32, i32 } %max_ret_4, 1

]]></node>
<StgValue><ssdm name="p_16_0_4"/></StgValue>
</operation>

<operation id="3027" st_id="211" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:79  %max_ret_5 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_10, i32 %tempData_data_load_10, i32 %tempData_priority_load_11, i32 %tempData_data_load_11)

]]></node>
<StgValue><ssdm name="max_ret_5"/></StgValue>
</operation>

<operation id="3028" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:80  %p_05_0_5 = extractvalue { i32, i32 } %max_ret_5, 0

]]></node>
<StgValue><ssdm name="p_05_0_5"/></StgValue>
</operation>

<operation id="3029" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:81  %p_16_0_5 = extractvalue { i32, i32 } %max_ret_5, 1

]]></node>
<StgValue><ssdm name="p_16_0_5"/></StgValue>
</operation>

<operation id="3030" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:98  %tempData_priority_load_14 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_14"/></StgValue>
</operation>

<operation id="3031" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:99  %tempData_data_load_14 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_14"/></StgValue>
</operation>

<operation id="3032" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:100  %tempData_priority_load_15 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_15"/></StgValue>
</operation>

<operation id="3033" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:101  %tempData_data_load_15 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_15"/></StgValue>
</operation>

<operation id="3034" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1734" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:112  %tempData_priority_load_16 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_16"/></StgValue>
</operation>

<operation id="3035" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1735" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:113  %tempData_data_load_16 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_16"/></StgValue>
</operation>

<operation id="3036" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:114  %tempData_priority_load_17 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_17"/></StgValue>
</operation>

<operation id="3037" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:115  %tempData_data_load_17 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_17"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3038" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:35  store i32 %p_0_0_2, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3039" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:36  store i32 %p_1_0_2, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3040" st_id="212" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:46  %min_ret_3 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_6, i32 %tempData_data_load_6, i32 %tempData_priority_load_7, i32 %tempData_data_load_7)

]]></node>
<StgValue><ssdm name="min_ret_3"/></StgValue>
</operation>

<operation id="3041" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:68  store i32 %p_05_0_4, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3042" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:69  store i32 %p_16_0_4, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3043" st_id="212" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:93  %max_ret_6 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_12, i32 %tempData_data_load_12, i32 %tempData_priority_load_13, i32 %tempData_data_load_13)

]]></node>
<StgValue><ssdm name="max_ret_6"/></StgValue>
</operation>

<operation id="3044" st_id="212" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:107  %max_ret_7 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_14, i32 %tempData_data_load_14, i32 %tempData_priority_load_15, i32 %tempData_data_load_15)

]]></node>
<StgValue><ssdm name="max_ret_7"/></StgValue>
</operation>

<operation id="3045" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1734" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:112  %tempData_priority_load_16 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_16"/></StgValue>
</operation>

<operation id="3046" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1735" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:113  %tempData_data_load_16 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_16"/></StgValue>
</operation>

<operation id="3047" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:114  %tempData_priority_load_17 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_17"/></StgValue>
</operation>

<operation id="3048" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:115  %tempData_data_load_17 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_17"/></StgValue>
</operation>

<operation id="3049" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:126  %tempData_priority_load_18 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_18"/></StgValue>
</operation>

<operation id="3050" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:127  %tempData_data_load_18 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_18"/></StgValue>
</operation>

<operation id="3051" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:128  %tempData_priority_load_19 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_19"/></StgValue>
</operation>

<operation id="3052" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:129  %tempData_data_load_19 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_19"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3053" st_id="213" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:46  %min_ret_3 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_6, i32 %tempData_data_load_6, i32 %tempData_priority_load_7, i32 %tempData_data_load_7)

]]></node>
<StgValue><ssdm name="min_ret_3"/></StgValue>
</operation>

<operation id="3054" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:47  %p_0_0_3 = extractvalue { i32, i32 } %min_ret_3, 0

]]></node>
<StgValue><ssdm name="p_0_0_3"/></StgValue>
</operation>

<operation id="3055" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:48  %p_1_0_3 = extractvalue { i32, i32 } %min_ret_3, 1

]]></node>
<StgValue><ssdm name="p_1_0_3"/></StgValue>
</operation>

<operation id="3056" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:82  store i32 %p_05_0_5, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3057" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:83  store i32 %p_16_0_5, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3058" st_id="213" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:93  %max_ret_6 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_12, i32 %tempData_data_load_12, i32 %tempData_priority_load_13, i32 %tempData_data_load_13)

]]></node>
<StgValue><ssdm name="max_ret_6"/></StgValue>
</operation>

<operation id="3059" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:94  %p_05_0_6 = extractvalue { i32, i32 } %max_ret_6, 0

]]></node>
<StgValue><ssdm name="p_05_0_6"/></StgValue>
</operation>

<operation id="3060" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:95  %p_16_0_6 = extractvalue { i32, i32 } %max_ret_6, 1

]]></node>
<StgValue><ssdm name="p_16_0_6"/></StgValue>
</operation>

<operation id="3061" st_id="213" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:107  %max_ret_7 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_14, i32 %tempData_data_load_14, i32 %tempData_priority_load_15, i32 %tempData_data_load_15)

]]></node>
<StgValue><ssdm name="max_ret_7"/></StgValue>
</operation>

<operation id="3062" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:108  %p_05_0_7 = extractvalue { i32, i32 } %max_ret_7, 0

]]></node>
<StgValue><ssdm name="p_05_0_7"/></StgValue>
</operation>

<operation id="3063" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:109  %p_16_0_7 = extractvalue { i32, i32 } %max_ret_7, 1

]]></node>
<StgValue><ssdm name="p_16_0_7"/></StgValue>
</operation>

<operation id="3064" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:126  %tempData_priority_load_18 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_18"/></StgValue>
</operation>

<operation id="3065" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:127  %tempData_data_load_18 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_18"/></StgValue>
</operation>

<operation id="3066" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:128  %tempData_priority_load_19 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_19"/></StgValue>
</operation>

<operation id="3067" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:129  %tempData_data_load_19 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_19"/></StgValue>
</operation>

<operation id="3068" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:140  %tempData_priority_load_20 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_20"/></StgValue>
</operation>

<operation id="3069" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:141  %tempData_data_load_20 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_20"/></StgValue>
</operation>

<operation id="3070" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:142  %tempData_priority_load_21 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_21"/></StgValue>
</operation>

<operation id="3071" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:143  %tempData_data_load_21 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_21"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3072" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:49  store i32 %p_0_0_3, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3073" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:50  store i32 %p_1_0_3, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3074" st_id="214" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:60  %min_ret_4 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_8, i32 %tempData_data_load_8, i32 %tempData_priority_load_9, i32 %tempData_data_load_9)

]]></node>
<StgValue><ssdm name="min_ret_4"/></StgValue>
</operation>

<operation id="3075" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:96  store i32 %p_05_0_6, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3076" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:97  store i32 %p_16_0_6, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3077" st_id="214" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:121  %max_ret_8 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_16, i32 %tempData_data_load_16, i32 %tempData_priority_load_17, i32 %tempData_data_load_17)

]]></node>
<StgValue><ssdm name="max_ret_8"/></StgValue>
</operation>

<operation id="3078" st_id="214" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:135  %max_ret_9 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_18, i32 %tempData_data_load_18, i32 %tempData_priority_load_19, i32 %tempData_data_load_19)

]]></node>
<StgValue><ssdm name="max_ret_9"/></StgValue>
</operation>

<operation id="3079" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:140  %tempData_priority_load_20 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_20"/></StgValue>
</operation>

<operation id="3080" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:141  %tempData_data_load_20 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_20"/></StgValue>
</operation>

<operation id="3081" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:142  %tempData_priority_load_21 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_21"/></StgValue>
</operation>

<operation id="3082" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:143  %tempData_data_load_21 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_21"/></StgValue>
</operation>

<operation id="3083" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:154  %tempData_priority_load_22 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_22"/></StgValue>
</operation>

<operation id="3084" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:155  %tempData_data_load_22 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_22"/></StgValue>
</operation>

<operation id="3085" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:156  %tempData_priority_load_23 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_23"/></StgValue>
</operation>

<operation id="3086" st_id="214" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:157  %tempData_data_load_23 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_23"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3087" st_id="215" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:60  %min_ret_4 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_8, i32 %tempData_data_load_8, i32 %tempData_priority_load_9, i32 %tempData_data_load_9)

]]></node>
<StgValue><ssdm name="min_ret_4"/></StgValue>
</operation>

<operation id="3088" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:61  %p_0_0_4 = extractvalue { i32, i32 } %min_ret_4, 0

]]></node>
<StgValue><ssdm name="p_0_0_4"/></StgValue>
</operation>

<operation id="3089" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:62  %p_1_0_4 = extractvalue { i32, i32 } %min_ret_4, 1

]]></node>
<StgValue><ssdm name="p_1_0_4"/></StgValue>
</operation>

<operation id="3090" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:110  store i32 %p_05_0_7, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3091" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1733" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:111  store i32 %p_16_0_7, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3092" st_id="215" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:121  %max_ret_8 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_16, i32 %tempData_data_load_16, i32 %tempData_priority_load_17, i32 %tempData_data_load_17)

]]></node>
<StgValue><ssdm name="max_ret_8"/></StgValue>
</operation>

<operation id="3093" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:122  %p_05_0_8 = extractvalue { i32, i32 } %max_ret_8, 0

]]></node>
<StgValue><ssdm name="p_05_0_8"/></StgValue>
</operation>

<operation id="3094" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:123  %p_16_0_8 = extractvalue { i32, i32 } %max_ret_8, 1

]]></node>
<StgValue><ssdm name="p_16_0_8"/></StgValue>
</operation>

<operation id="3095" st_id="215" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:135  %max_ret_9 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_18, i32 %tempData_data_load_18, i32 %tempData_priority_load_19, i32 %tempData_data_load_19)

]]></node>
<StgValue><ssdm name="max_ret_9"/></StgValue>
</operation>

<operation id="3096" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:136  %p_05_0_9 = extractvalue { i32, i32 } %max_ret_9, 0

]]></node>
<StgValue><ssdm name="p_05_0_9"/></StgValue>
</operation>

<operation id="3097" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1759" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:137  %p_16_0_9 = extractvalue { i32, i32 } %max_ret_9, 1

]]></node>
<StgValue><ssdm name="p_16_0_9"/></StgValue>
</operation>

<operation id="3098" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:154  %tempData_priority_load_22 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_22"/></StgValue>
</operation>

<operation id="3099" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:155  %tempData_data_load_22 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_22"/></StgValue>
</operation>

<operation id="3100" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:156  %tempData_priority_load_23 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_23"/></StgValue>
</operation>

<operation id="3101" st_id="215" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:157  %tempData_data_load_23 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_23"/></StgValue>
</operation>

<operation id="3102" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:168  %tempData_priority_load_24 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_24"/></StgValue>
</operation>

<operation id="3103" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:169  %tempData_data_load_24 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_24"/></StgValue>
</operation>

<operation id="3104" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:170  %tempData_priority_load_25 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_25"/></StgValue>
</operation>

<operation id="3105" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:171  %tempData_data_load_25 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_25"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3106" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:63  store i32 %p_0_0_4, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3107" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:64  store i32 %p_1_0_4, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3108" st_id="216" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:74  %min_ret_5 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_10, i32 %tempData_data_load_10, i32 %tempData_priority_load_11, i32 %tempData_data_load_11)

]]></node>
<StgValue><ssdm name="min_ret_5"/></StgValue>
</operation>

<operation id="3109" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:124  store i32 %p_05_0_8, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3110" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:125  store i32 %p_16_0_8, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 17), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3111" st_id="216" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:149  %max_ret_s = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_20, i32 %tempData_data_load_20, i32 %tempData_priority_load_21, i32 %tempData_data_load_21)

]]></node>
<StgValue><ssdm name="max_ret_s"/></StgValue>
</operation>

<operation id="3112" st_id="216" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:163  %max_ret_10 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_22, i32 %tempData_data_load_22, i32 %tempData_priority_load_23, i32 %tempData_data_load_23)

]]></node>
<StgValue><ssdm name="max_ret_10"/></StgValue>
</operation>

<operation id="3113" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:168  %tempData_priority_load_24 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_24"/></StgValue>
</operation>

<operation id="3114" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:169  %tempData_data_load_24 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_24"/></StgValue>
</operation>

<operation id="3115" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:170  %tempData_priority_load_25 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_25"/></StgValue>
</operation>

<operation id="3116" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:171  %tempData_data_load_25 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_25"/></StgValue>
</operation>

<operation id="3117" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:182  %tempData_priority_load_26 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_26"/></StgValue>
</operation>

<operation id="3118" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:183  %tempData_data_load_26 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_26"/></StgValue>
</operation>

<operation id="3119" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:184  %tempData_priority_load_27 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_27"/></StgValue>
</operation>

<operation id="3120" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:185  %tempData_data_load_27 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_27"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3121" st_id="217" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:74  %min_ret_5 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_10, i32 %tempData_data_load_10, i32 %tempData_priority_load_11, i32 %tempData_data_load_11)

]]></node>
<StgValue><ssdm name="min_ret_5"/></StgValue>
</operation>

<operation id="3122" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:75  %p_0_0_5 = extractvalue { i32, i32 } %min_ret_5, 0

]]></node>
<StgValue><ssdm name="p_0_0_5"/></StgValue>
</operation>

<operation id="3123" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:76  %p_1_0_5 = extractvalue { i32, i32 } %min_ret_5, 1

]]></node>
<StgValue><ssdm name="p_1_0_5"/></StgValue>
</operation>

<operation id="3124" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:138  store i32 %p_05_0_9, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3125" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:139  store i32 %p_16_0_9, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 19), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3126" st_id="217" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:149  %max_ret_s = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_20, i32 %tempData_data_load_20, i32 %tempData_priority_load_21, i32 %tempData_data_load_21)

]]></node>
<StgValue><ssdm name="max_ret_s"/></StgValue>
</operation>

<operation id="3127" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:150  %p_05_0_s = extractvalue { i32, i32 } %max_ret_s, 0

]]></node>
<StgValue><ssdm name="p_05_0_s"/></StgValue>
</operation>

<operation id="3128" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:151  %p_16_0_s = extractvalue { i32, i32 } %max_ret_s, 1

]]></node>
<StgValue><ssdm name="p_16_0_s"/></StgValue>
</operation>

<operation id="3129" st_id="217" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:163  %max_ret_10 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_22, i32 %tempData_data_load_22, i32 %tempData_priority_load_23, i32 %tempData_data_load_23)

]]></node>
<StgValue><ssdm name="max_ret_10"/></StgValue>
</operation>

<operation id="3130" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:164  %p_05_0_10 = extractvalue { i32, i32 } %max_ret_10, 0

]]></node>
<StgValue><ssdm name="p_05_0_10"/></StgValue>
</operation>

<operation id="3131" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:165  %p_16_0_10 = extractvalue { i32, i32 } %max_ret_10, 1

]]></node>
<StgValue><ssdm name="p_16_0_10"/></StgValue>
</operation>

<operation id="3132" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:182  %tempData_priority_load_26 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_26"/></StgValue>
</operation>

<operation id="3133" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:183  %tempData_data_load_26 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_26"/></StgValue>
</operation>

<operation id="3134" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:184  %tempData_priority_load_27 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_27"/></StgValue>
</operation>

<operation id="3135" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:185  %tempData_data_load_27 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_27"/></StgValue>
</operation>

<operation id="3136" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:196  %tempData_priority_load_28 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_28"/></StgValue>
</operation>

<operation id="3137" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1819" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:197  %tempData_data_load_28 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_28"/></StgValue>
</operation>

<operation id="3138" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:198  %tempData_priority_load_29 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_29"/></StgValue>
</operation>

<operation id="3139" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:199  %tempData_data_load_29 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_29"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3140" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:77  store i32 %p_0_0_5, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3141" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:78  store i32 %p_1_0_5, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3142" st_id="218" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:88  %min_ret_6 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_12, i32 %tempData_data_load_12, i32 %tempData_priority_load_13, i32 %tempData_data_load_13)

]]></node>
<StgValue><ssdm name="min_ret_6"/></StgValue>
</operation>

<operation id="3143" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:152  store i32 %p_05_0_s, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3144" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:153  store i32 %p_16_0_s, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 21), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3145" st_id="218" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:177  %max_ret_11 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_24, i32 %tempData_data_load_24, i32 %tempData_priority_load_25, i32 %tempData_data_load_25)

]]></node>
<StgValue><ssdm name="max_ret_11"/></StgValue>
</operation>

<operation id="3146" st_id="218" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:191  %max_ret_12 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_26, i32 %tempData_data_load_26, i32 %tempData_priority_load_27, i32 %tempData_data_load_27)

]]></node>
<StgValue><ssdm name="max_ret_12"/></StgValue>
</operation>

<operation id="3147" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:196  %tempData_priority_load_28 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_28"/></StgValue>
</operation>

<operation id="3148" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1819" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:197  %tempData_data_load_28 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_28"/></StgValue>
</operation>

<operation id="3149" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:198  %tempData_priority_load_29 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_29"/></StgValue>
</operation>

<operation id="3150" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:199  %tempData_data_load_29 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_29"/></StgValue>
</operation>

<operation id="3151" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:210  %tempData_priority_load_30 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_30"/></StgValue>
</operation>

<operation id="3152" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:211  %tempData_data_load_30 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_30"/></StgValue>
</operation>

<operation id="3153" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:212  %tempData_priority_load_31 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_31"/></StgValue>
</operation>

<operation id="3154" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:213  %tempData_data_load_31 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_31"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3155" st_id="219" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:88  %min_ret_6 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_12, i32 %tempData_data_load_12, i32 %tempData_priority_load_13, i32 %tempData_data_load_13)

]]></node>
<StgValue><ssdm name="min_ret_6"/></StgValue>
</operation>

<operation id="3156" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:89  %p_0_0_6 = extractvalue { i32, i32 } %min_ret_6, 0

]]></node>
<StgValue><ssdm name="p_0_0_6"/></StgValue>
</operation>

<operation id="3157" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:90  %p_1_0_6 = extractvalue { i32, i32 } %min_ret_6, 1

]]></node>
<StgValue><ssdm name="p_1_0_6"/></StgValue>
</operation>

<operation id="3158" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1788" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:166  store i32 %p_05_0_10, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3159" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:167  store i32 %p_16_0_10, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 23), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3160" st_id="219" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:177  %max_ret_11 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_24, i32 %tempData_data_load_24, i32 %tempData_priority_load_25, i32 %tempData_data_load_25)

]]></node>
<StgValue><ssdm name="max_ret_11"/></StgValue>
</operation>

<operation id="3161" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1800" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:178  %p_05_0_11 = extractvalue { i32, i32 } %max_ret_11, 0

]]></node>
<StgValue><ssdm name="p_05_0_11"/></StgValue>
</operation>

<operation id="3162" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:179  %p_16_0_11 = extractvalue { i32, i32 } %max_ret_11, 1

]]></node>
<StgValue><ssdm name="p_16_0_11"/></StgValue>
</operation>

<operation id="3163" st_id="219" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:191  %max_ret_12 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_26, i32 %tempData_data_load_26, i32 %tempData_priority_load_27, i32 %tempData_data_load_27)

]]></node>
<StgValue><ssdm name="max_ret_12"/></StgValue>
</operation>

<operation id="3164" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:192  %p_05_0_12 = extractvalue { i32, i32 } %max_ret_12, 0

]]></node>
<StgValue><ssdm name="p_05_0_12"/></StgValue>
</operation>

<operation id="3165" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:193  %p_16_0_12 = extractvalue { i32, i32 } %max_ret_12, 1

]]></node>
<StgValue><ssdm name="p_16_0_12"/></StgValue>
</operation>

<operation id="3166" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:210  %tempData_priority_load_30 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_30"/></StgValue>
</operation>

<operation id="3167" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:211  %tempData_data_load_30 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_30"/></StgValue>
</operation>

<operation id="3168" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:212  %tempData_priority_load_31 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_31"/></StgValue>
</operation>

<operation id="3169" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:213  %tempData_data_load_31 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_31"/></StgValue>
</operation>

<operation id="3170" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:224  %tempData_priority_load_32 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_32"/></StgValue>
</operation>

<operation id="3171" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:225  %tempData_data_load_32 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_32"/></StgValue>
</operation>

<operation id="3172" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:226  %tempData_priority_load_33 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_33"/></StgValue>
</operation>

<operation id="3173" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:227  %tempData_data_load_33 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_33"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3174" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:91  store i32 %p_0_0_6, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3175" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:92  store i32 %p_1_0_6, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3176" st_id="220" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:102  %min_ret_7 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_14, i32 %tempData_data_load_14, i32 %tempData_priority_load_15, i32 %tempData_data_load_15)

]]></node>
<StgValue><ssdm name="min_ret_7"/></StgValue>
</operation>

<operation id="3177" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:180  store i32 %p_05_0_11, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3178" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:181  store i32 %p_16_0_11, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 25), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3179" st_id="220" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:205  %max_ret_13 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_28, i32 %tempData_data_load_28, i32 %tempData_priority_load_29, i32 %tempData_data_load_29)

]]></node>
<StgValue><ssdm name="max_ret_13"/></StgValue>
</operation>

<operation id="3180" st_id="220" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:219  %max_ret_14 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_30, i32 %tempData_data_load_30, i32 %tempData_priority_load_31, i32 %tempData_data_load_31)

]]></node>
<StgValue><ssdm name="max_ret_14"/></StgValue>
</operation>

<operation id="3181" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:224  %tempData_priority_load_32 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_32"/></StgValue>
</operation>

<operation id="3182" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:225  %tempData_data_load_32 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_32"/></StgValue>
</operation>

<operation id="3183" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:226  %tempData_priority_load_33 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_33"/></StgValue>
</operation>

<operation id="3184" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:227  %tempData_data_load_33 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_33"/></StgValue>
</operation>

<operation id="3185" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:238  %tempData_priority_load_34 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_34"/></StgValue>
</operation>

<operation id="3186" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:239  %tempData_data_load_34 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_34"/></StgValue>
</operation>

<operation id="3187" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:240  %tempData_priority_load_35 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_35"/></StgValue>
</operation>

<operation id="3188" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:241  %tempData_data_load_35 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_35"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3189" st_id="221" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:102  %min_ret_7 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_14, i32 %tempData_data_load_14, i32 %tempData_priority_load_15, i32 %tempData_data_load_15)

]]></node>
<StgValue><ssdm name="min_ret_7"/></StgValue>
</operation>

<operation id="3190" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:103  %p_0_0_7 = extractvalue { i32, i32 } %min_ret_7, 0

]]></node>
<StgValue><ssdm name="p_0_0_7"/></StgValue>
</operation>

<operation id="3191" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1726" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:104  %p_1_0_7 = extractvalue { i32, i32 } %min_ret_7, 1

]]></node>
<StgValue><ssdm name="p_1_0_7"/></StgValue>
</operation>

<operation id="3192" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:194  store i32 %p_05_0_12, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3193" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:195  store i32 %p_16_0_12, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 27), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3194" st_id="221" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:205  %max_ret_13 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_28, i32 %tempData_data_load_28, i32 %tempData_priority_load_29, i32 %tempData_data_load_29)

]]></node>
<StgValue><ssdm name="max_ret_13"/></StgValue>
</operation>

<operation id="3195" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:206  %p_05_0_13 = extractvalue { i32, i32 } %max_ret_13, 0

]]></node>
<StgValue><ssdm name="p_05_0_13"/></StgValue>
</operation>

<operation id="3196" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:207  %p_16_0_13 = extractvalue { i32, i32 } %max_ret_13, 1

]]></node>
<StgValue><ssdm name="p_16_0_13"/></StgValue>
</operation>

<operation id="3197" st_id="221" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:219  %max_ret_14 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_30, i32 %tempData_data_load_30, i32 %tempData_priority_load_31, i32 %tempData_data_load_31)

]]></node>
<StgValue><ssdm name="max_ret_14"/></StgValue>
</operation>

<operation id="3198" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1842" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:220  %p_05_0_14 = extractvalue { i32, i32 } %max_ret_14, 0

]]></node>
<StgValue><ssdm name="p_05_0_14"/></StgValue>
</operation>

<operation id="3199" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1843" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:221  %p_16_0_14 = extractvalue { i32, i32 } %max_ret_14, 1

]]></node>
<StgValue><ssdm name="p_16_0_14"/></StgValue>
</operation>

<operation id="3200" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:238  %tempData_priority_load_34 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_34"/></StgValue>
</operation>

<operation id="3201" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:239  %tempData_data_load_34 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_34"/></StgValue>
</operation>

<operation id="3202" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:240  %tempData_priority_load_35 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_35"/></StgValue>
</operation>

<operation id="3203" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:241  %tempData_data_load_35 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_35"/></StgValue>
</operation>

<operation id="3204" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:252  %tempData_priority_load_36 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_36"/></StgValue>
</operation>

<operation id="3205" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:253  %tempData_data_load_36 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_36"/></StgValue>
</operation>

<operation id="3206" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:254  %tempData_priority_load_37 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_37"/></StgValue>
</operation>

<operation id="3207" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1877" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:255  %tempData_data_load_37 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_37"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3208" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:105  store i32 %p_0_0_7, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3209" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:106  store i32 %p_1_0_7, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3210" st_id="222" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:116  %min_ret_8 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_16, i32 %tempData_data_load_16, i32 %tempData_priority_load_17, i32 %tempData_data_load_17)

]]></node>
<StgValue><ssdm name="min_ret_8"/></StgValue>
</operation>

<operation id="3211" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:208  store i32 %p_05_0_13, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3212" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:209  store i32 %p_16_0_13, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 29), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3213" st_id="222" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:233  %max_ret_15 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_32, i32 %tempData_data_load_32, i32 %tempData_priority_load_33, i32 %tempData_data_load_33)

]]></node>
<StgValue><ssdm name="max_ret_15"/></StgValue>
</operation>

<operation id="3214" st_id="222" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:247  %max_ret_16 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_34, i32 %tempData_data_load_34, i32 %tempData_priority_load_35, i32 %tempData_data_load_35)

]]></node>
<StgValue><ssdm name="max_ret_16"/></StgValue>
</operation>

<operation id="3215" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:252  %tempData_priority_load_36 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_36"/></StgValue>
</operation>

<operation id="3216" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:253  %tempData_data_load_36 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_36"/></StgValue>
</operation>

<operation id="3217" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:254  %tempData_priority_load_37 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_37"/></StgValue>
</operation>

<operation id="3218" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1877" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:255  %tempData_data_load_37 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_37"/></StgValue>
</operation>

<operation id="3219" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:266  %tempData_priority_load_38 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_38"/></StgValue>
</operation>

<operation id="3220" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:267  %tempData_data_load_38 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_38"/></StgValue>
</operation>

<operation id="3221" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:268  %tempData_priority_load_39 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_39"/></StgValue>
</operation>

<operation id="3222" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:269  %tempData_data_load_39 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_39"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3223" st_id="223" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:116  %min_ret_8 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_16, i32 %tempData_data_load_16, i32 %tempData_priority_load_17, i32 %tempData_data_load_17)

]]></node>
<StgValue><ssdm name="min_ret_8"/></StgValue>
</operation>

<operation id="3224" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1739" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:117  %p_0_0_8 = extractvalue { i32, i32 } %min_ret_8, 0

]]></node>
<StgValue><ssdm name="p_0_0_8"/></StgValue>
</operation>

<operation id="3225" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:118  %p_1_0_8 = extractvalue { i32, i32 } %min_ret_8, 1

]]></node>
<StgValue><ssdm name="p_1_0_8"/></StgValue>
</operation>

<operation id="3226" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:222  store i32 %p_05_0_14, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3227" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:223  store i32 %p_16_0_14, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 31), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3228" st_id="223" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:233  %max_ret_15 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_32, i32 %tempData_data_load_32, i32 %tempData_priority_load_33, i32 %tempData_data_load_33)

]]></node>
<StgValue><ssdm name="max_ret_15"/></StgValue>
</operation>

<operation id="3229" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:234  %p_05_0_15 = extractvalue { i32, i32 } %max_ret_15, 0

]]></node>
<StgValue><ssdm name="p_05_0_15"/></StgValue>
</operation>

<operation id="3230" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:235  %p_16_0_15 = extractvalue { i32, i32 } %max_ret_15, 1

]]></node>
<StgValue><ssdm name="p_16_0_15"/></StgValue>
</operation>

<operation id="3231" st_id="223" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:247  %max_ret_16 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_34, i32 %tempData_data_load_34, i32 %tempData_priority_load_35, i32 %tempData_data_load_35)

]]></node>
<StgValue><ssdm name="max_ret_16"/></StgValue>
</operation>

<operation id="3232" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:248  %p_05_0_16 = extractvalue { i32, i32 } %max_ret_16, 0

]]></node>
<StgValue><ssdm name="p_05_0_16"/></StgValue>
</operation>

<operation id="3233" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:249  %p_16_0_16 = extractvalue { i32, i32 } %max_ret_16, 1

]]></node>
<StgValue><ssdm name="p_16_0_16"/></StgValue>
</operation>

<operation id="3234" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:266  %tempData_priority_load_38 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_38"/></StgValue>
</operation>

<operation id="3235" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:267  %tempData_data_load_38 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_38"/></StgValue>
</operation>

<operation id="3236" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:268  %tempData_priority_load_39 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_39"/></StgValue>
</operation>

<operation id="3237" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:269  %tempData_data_load_39 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_39"/></StgValue>
</operation>

<operation id="3238" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:280  %tempData_priority_load_40 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_40"/></StgValue>
</operation>

<operation id="3239" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:281  %tempData_data_load_40 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_40"/></StgValue>
</operation>

<operation id="3240" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:282  %tempData_priority_load_41 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_41"/></StgValue>
</operation>

<operation id="3241" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:283  %tempData_data_load_41 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_41"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3242" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:119  store i32 %p_0_0_8, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3243" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:120  store i32 %p_1_0_8, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 16), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3244" st_id="224" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:130  %min_ret_9 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_18, i32 %tempData_data_load_18, i32 %tempData_priority_load_19, i32 %tempData_data_load_19)

]]></node>
<StgValue><ssdm name="min_ret_9"/></StgValue>
</operation>

<operation id="3245" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:236  store i32 %p_05_0_15, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3246" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:237  store i32 %p_16_0_15, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 33), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3247" st_id="224" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:261  %max_ret_17 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_36, i32 %tempData_data_load_36, i32 %tempData_priority_load_37, i32 %tempData_data_load_37)

]]></node>
<StgValue><ssdm name="max_ret_17"/></StgValue>
</operation>

<operation id="3248" st_id="224" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:275  %max_ret_18 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_38, i32 %tempData_data_load_38, i32 %tempData_priority_load_39, i32 %tempData_data_load_39)

]]></node>
<StgValue><ssdm name="max_ret_18"/></StgValue>
</operation>

<operation id="3249" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:280  %tempData_priority_load_40 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_40"/></StgValue>
</operation>

<operation id="3250" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:281  %tempData_data_load_40 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_40"/></StgValue>
</operation>

<operation id="3251" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:282  %tempData_priority_load_41 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_41"/></StgValue>
</operation>

<operation id="3252" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:283  %tempData_data_load_41 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_41"/></StgValue>
</operation>

<operation id="3253" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:294  %tempData_priority_load_42 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_42"/></StgValue>
</operation>

<operation id="3254" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:295  %tempData_data_load_42 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_42"/></StgValue>
</operation>

<operation id="3255" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:296  %tempData_priority_load_43 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_43"/></StgValue>
</operation>

<operation id="3256" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:297  %tempData_data_load_43 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_43"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3257" st_id="225" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:130  %min_ret_9 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_18, i32 %tempData_data_load_18, i32 %tempData_priority_load_19, i32 %tempData_data_load_19)

]]></node>
<StgValue><ssdm name="min_ret_9"/></StgValue>
</operation>

<operation id="3258" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1753" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:131  %p_0_0_9 = extractvalue { i32, i32 } %min_ret_9, 0

]]></node>
<StgValue><ssdm name="p_0_0_9"/></StgValue>
</operation>

<operation id="3259" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:132  %p_1_0_9 = extractvalue { i32, i32 } %min_ret_9, 1

]]></node>
<StgValue><ssdm name="p_1_0_9"/></StgValue>
</operation>

<operation id="3260" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:250  store i32 %p_05_0_16, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3261" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:251  store i32 %p_16_0_16, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 35), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3262" st_id="225" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:261  %max_ret_17 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_36, i32 %tempData_data_load_36, i32 %tempData_priority_load_37, i32 %tempData_data_load_37)

]]></node>
<StgValue><ssdm name="max_ret_17"/></StgValue>
</operation>

<operation id="3263" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:262  %p_05_0_17 = extractvalue { i32, i32 } %max_ret_17, 0

]]></node>
<StgValue><ssdm name="p_05_0_17"/></StgValue>
</operation>

<operation id="3264" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1885" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:263  %p_16_0_17 = extractvalue { i32, i32 } %max_ret_17, 1

]]></node>
<StgValue><ssdm name="p_16_0_17"/></StgValue>
</operation>

<operation id="3265" st_id="225" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:275  %max_ret_18 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_38, i32 %tempData_data_load_38, i32 %tempData_priority_load_39, i32 %tempData_data_load_39)

]]></node>
<StgValue><ssdm name="max_ret_18"/></StgValue>
</operation>

<operation id="3266" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:276  %p_05_0_18 = extractvalue { i32, i32 } %max_ret_18, 0

]]></node>
<StgValue><ssdm name="p_05_0_18"/></StgValue>
</operation>

<operation id="3267" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:277  %p_16_0_18 = extractvalue { i32, i32 } %max_ret_18, 1

]]></node>
<StgValue><ssdm name="p_16_0_18"/></StgValue>
</operation>

<operation id="3268" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:294  %tempData_priority_load_42 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_42"/></StgValue>
</operation>

<operation id="3269" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:295  %tempData_data_load_42 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_42"/></StgValue>
</operation>

<operation id="3270" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:296  %tempData_priority_load_43 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_43"/></StgValue>
</operation>

<operation id="3271" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:297  %tempData_data_load_43 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_43"/></StgValue>
</operation>

<operation id="3272" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:308  %tempData_priority_load_44 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_44"/></StgValue>
</operation>

<operation id="3273" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1931" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:309  %tempData_data_load_44 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_44"/></StgValue>
</operation>

<operation id="3274" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:310  %tempData_priority_load_45 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_45"/></StgValue>
</operation>

<operation id="3275" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:311  %tempData_data_load_45 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_45"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3276" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:133  store i32 %p_0_0_9, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3277" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:134  store i32 %p_1_0_9, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 18), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3278" st_id="226" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:144  %min_ret_s = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_20, i32 %tempData_data_load_20, i32 %tempData_priority_load_21, i32 %tempData_data_load_21)

]]></node>
<StgValue><ssdm name="min_ret_s"/></StgValue>
</operation>

<operation id="3279" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:264  store i32 %p_05_0_17, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3280" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:265  store i32 %p_16_0_17, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 37), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3281" st_id="226" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:289  %max_ret_19 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_40, i32 %tempData_data_load_40, i32 %tempData_priority_load_41, i32 %tempData_data_load_41)

]]></node>
<StgValue><ssdm name="max_ret_19"/></StgValue>
</operation>

<operation id="3282" st_id="226" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:303  %max_ret_20 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_42, i32 %tempData_data_load_42, i32 %tempData_priority_load_43, i32 %tempData_data_load_43)

]]></node>
<StgValue><ssdm name="max_ret_20"/></StgValue>
</operation>

<operation id="3283" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:308  %tempData_priority_load_44 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_44"/></StgValue>
</operation>

<operation id="3284" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1931" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:309  %tempData_data_load_44 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_44"/></StgValue>
</operation>

<operation id="3285" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:310  %tempData_priority_load_45 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_45"/></StgValue>
</operation>

<operation id="3286" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:311  %tempData_data_load_45 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_45"/></StgValue>
</operation>

<operation id="3287" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:322  %tempData_priority_load_46 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_46"/></StgValue>
</operation>

<operation id="3288" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1945" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:323  %tempData_data_load_46 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_46"/></StgValue>
</operation>

<operation id="3289" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:324  %tempData_priority_load_47 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_47"/></StgValue>
</operation>

<operation id="3290" st_id="226" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:325  %tempData_data_load_47 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_47"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3291" st_id="227" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:144  %min_ret_s = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_20, i32 %tempData_data_load_20, i32 %tempData_priority_load_21, i32 %tempData_data_load_21)

]]></node>
<StgValue><ssdm name="min_ret_s"/></StgValue>
</operation>

<operation id="3292" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:145  %p_0_0_s = extractvalue { i32, i32 } %min_ret_s, 0

]]></node>
<StgValue><ssdm name="p_0_0_s"/></StgValue>
</operation>

<operation id="3293" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:146  %p_1_0_s = extractvalue { i32, i32 } %min_ret_s, 1

]]></node>
<StgValue><ssdm name="p_1_0_s"/></StgValue>
</operation>

<operation id="3294" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:278  store i32 %p_05_0_18, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3295" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:279  store i32 %p_16_0_18, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 39), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3296" st_id="227" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:289  %max_ret_19 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_40, i32 %tempData_data_load_40, i32 %tempData_priority_load_41, i32 %tempData_data_load_41)

]]></node>
<StgValue><ssdm name="max_ret_19"/></StgValue>
</operation>

<operation id="3297" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:290  %p_05_0_19 = extractvalue { i32, i32 } %max_ret_19, 0

]]></node>
<StgValue><ssdm name="p_05_0_19"/></StgValue>
</operation>

<operation id="3298" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:291  %p_16_0_19 = extractvalue { i32, i32 } %max_ret_19, 1

]]></node>
<StgValue><ssdm name="p_16_0_19"/></StgValue>
</operation>

<operation id="3299" st_id="227" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:303  %max_ret_20 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_42, i32 %tempData_data_load_42, i32 %tempData_priority_load_43, i32 %tempData_data_load_43)

]]></node>
<StgValue><ssdm name="max_ret_20"/></StgValue>
</operation>

<operation id="3300" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:304  %p_05_0_20 = extractvalue { i32, i32 } %max_ret_20, 0

]]></node>
<StgValue><ssdm name="p_05_0_20"/></StgValue>
</operation>

<operation id="3301" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1927" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:305  %p_16_0_20 = extractvalue { i32, i32 } %max_ret_20, 1

]]></node>
<StgValue><ssdm name="p_16_0_20"/></StgValue>
</operation>

<operation id="3302" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:322  %tempData_priority_load_46 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_46"/></StgValue>
</operation>

<operation id="3303" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1945" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:323  %tempData_data_load_46 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_46"/></StgValue>
</operation>

<operation id="3304" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:324  %tempData_priority_load_47 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_47"/></StgValue>
</operation>

<operation id="3305" st_id="227" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:325  %tempData_data_load_47 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_47"/></StgValue>
</operation>

<operation id="3306" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:336  %tempData_priority_load_48 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_48"/></StgValue>
</operation>

<operation id="3307" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:337  %tempData_data_load_48 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_48"/></StgValue>
</operation>

<operation id="3308" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:338  %tempData_priority_load_49 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_49"/></StgValue>
</operation>

<operation id="3309" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1961" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:339  %tempData_data_load_49 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_49"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3310" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:147  store i32 %p_0_0_s, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3311" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:148  store i32 %p_1_0_s, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 20), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3312" st_id="228" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:158  %min_ret_10 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_22, i32 %tempData_data_load_22, i32 %tempData_priority_load_23, i32 %tempData_data_load_23)

]]></node>
<StgValue><ssdm name="min_ret_10"/></StgValue>
</operation>

<operation id="3313" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:292  store i32 %p_05_0_19, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3314" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1915" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:293  store i32 %p_16_0_19, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 41), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3315" st_id="228" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:317  %max_ret_21 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_44, i32 %tempData_data_load_44, i32 %tempData_priority_load_45, i32 %tempData_data_load_45)

]]></node>
<StgValue><ssdm name="max_ret_21"/></StgValue>
</operation>

<operation id="3316" st_id="228" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:331  %max_ret_22 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_46, i32 %tempData_data_load_46, i32 %tempData_priority_load_47, i32 %tempData_data_load_47)

]]></node>
<StgValue><ssdm name="max_ret_22"/></StgValue>
</operation>

<operation id="3317" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:336  %tempData_priority_load_48 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_48"/></StgValue>
</operation>

<operation id="3318" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:337  %tempData_data_load_48 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_48"/></StgValue>
</operation>

<operation id="3319" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:338  %tempData_priority_load_49 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_49"/></StgValue>
</operation>

<operation id="3320" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1961" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:339  %tempData_data_load_49 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_49"/></StgValue>
</operation>

<operation id="3321" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:350  %tempData_priority_load_50 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_50"/></StgValue>
</operation>

<operation id="3322" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1973" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:351  %tempData_data_load_50 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_50"/></StgValue>
</operation>

<operation id="3323" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:352  %tempData_priority_load_51 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_51"/></StgValue>
</operation>

<operation id="3324" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:353  %tempData_data_load_51 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_51"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3325" st_id="229" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:158  %min_ret_10 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_22, i32 %tempData_data_load_22, i32 %tempData_priority_load_23, i32 %tempData_data_load_23)

]]></node>
<StgValue><ssdm name="min_ret_10"/></StgValue>
</operation>

<operation id="3326" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:159  %p_0_0_10 = extractvalue { i32, i32 } %min_ret_10, 0

]]></node>
<StgValue><ssdm name="p_0_0_10"/></StgValue>
</operation>

<operation id="3327" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:160  %p_1_0_10 = extractvalue { i32, i32 } %min_ret_10, 1

]]></node>
<StgValue><ssdm name="p_1_0_10"/></StgValue>
</operation>

<operation id="3328" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:306  store i32 %p_05_0_20, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3329" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:307  store i32 %p_16_0_20, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 43), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3330" st_id="229" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:317  %max_ret_21 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_44, i32 %tempData_data_load_44, i32 %tempData_priority_load_45, i32 %tempData_data_load_45)

]]></node>
<StgValue><ssdm name="max_ret_21"/></StgValue>
</operation>

<operation id="3331" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:318  %p_05_0_21 = extractvalue { i32, i32 } %max_ret_21, 0

]]></node>
<StgValue><ssdm name="p_05_0_21"/></StgValue>
</operation>

<operation id="3332" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:319  %p_16_0_21 = extractvalue { i32, i32 } %max_ret_21, 1

]]></node>
<StgValue><ssdm name="p_16_0_21"/></StgValue>
</operation>

<operation id="3333" st_id="229" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:331  %max_ret_22 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_46, i32 %tempData_data_load_46, i32 %tempData_priority_load_47, i32 %tempData_data_load_47)

]]></node>
<StgValue><ssdm name="max_ret_22"/></StgValue>
</operation>

<operation id="3334" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:332  %p_05_0_22 = extractvalue { i32, i32 } %max_ret_22, 0

]]></node>
<StgValue><ssdm name="p_05_0_22"/></StgValue>
</operation>

<operation id="3335" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1955" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:333  %p_16_0_22 = extractvalue { i32, i32 } %max_ret_22, 1

]]></node>
<StgValue><ssdm name="p_16_0_22"/></StgValue>
</operation>

<operation id="3336" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:350  %tempData_priority_load_50 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_50"/></StgValue>
</operation>

<operation id="3337" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1973" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:351  %tempData_data_load_50 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_50"/></StgValue>
</operation>

<operation id="3338" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:352  %tempData_priority_load_51 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_51"/></StgValue>
</operation>

<operation id="3339" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:353  %tempData_data_load_51 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_51"/></StgValue>
</operation>

<operation id="3340" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:364  %tempData_priority_load_52 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_52"/></StgValue>
</operation>

<operation id="3341" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:365  %tempData_data_load_52 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_52"/></StgValue>
</operation>

<operation id="3342" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:366  %tempData_priority_load_53 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_53"/></StgValue>
</operation>

<operation id="3343" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:367  %tempData_data_load_53 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_53"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3344" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:161  store i32 %p_0_0_10, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3345" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:162  store i32 %p_1_0_10, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 22), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3346" st_id="230" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:172  %min_ret_11 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_24, i32 %tempData_data_load_24, i32 %tempData_priority_load_25, i32 %tempData_data_load_25)

]]></node>
<StgValue><ssdm name="min_ret_11"/></StgValue>
</operation>

<operation id="3347" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:320  store i32 %p_05_0_21, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3348" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:321  store i32 %p_16_0_21, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 45), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3349" st_id="230" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1967" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:345  %max_ret_23 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_48, i32 %tempData_data_load_48, i32 %tempData_priority_load_49, i32 %tempData_data_load_49)

]]></node>
<StgValue><ssdm name="max_ret_23"/></StgValue>
</operation>

<operation id="3350" st_id="230" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:359  %max_ret_24 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_50, i32 %tempData_data_load_50, i32 %tempData_priority_load_51, i32 %tempData_data_load_51)

]]></node>
<StgValue><ssdm name="max_ret_24"/></StgValue>
</operation>

<operation id="3351" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:364  %tempData_priority_load_52 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_52"/></StgValue>
</operation>

<operation id="3352" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:365  %tempData_data_load_52 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_52"/></StgValue>
</operation>

<operation id="3353" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:366  %tempData_priority_load_53 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_53"/></StgValue>
</operation>

<operation id="3354" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:367  %tempData_data_load_53 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_53"/></StgValue>
</operation>

<operation id="3355" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:378  %tempData_priority_load_54 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_54"/></StgValue>
</operation>

<operation id="3356" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:379  %tempData_data_load_54 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_54"/></StgValue>
</operation>

<operation id="3357" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:380  %tempData_priority_load_55 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_55"/></StgValue>
</operation>

<operation id="3358" st_id="230" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:381  %tempData_data_load_55 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_55"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3359" st_id="231" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:172  %min_ret_11 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_24, i32 %tempData_data_load_24, i32 %tempData_priority_load_25, i32 %tempData_data_load_25)

]]></node>
<StgValue><ssdm name="min_ret_11"/></StgValue>
</operation>

<operation id="3360" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:173  %p_0_0_11 = extractvalue { i32, i32 } %min_ret_11, 0

]]></node>
<StgValue><ssdm name="p_0_0_11"/></StgValue>
</operation>

<operation id="3361" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:174  %p_1_0_11 = extractvalue { i32, i32 } %min_ret_11, 1

]]></node>
<StgValue><ssdm name="p_1_0_11"/></StgValue>
</operation>

<operation id="3362" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1956" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:334  store i32 %p_05_0_22, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3363" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:335  store i32 %p_16_0_22, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 47), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3364" st_id="231" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1967" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:345  %max_ret_23 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_48, i32 %tempData_data_load_48, i32 %tempData_priority_load_49, i32 %tempData_data_load_49)

]]></node>
<StgValue><ssdm name="max_ret_23"/></StgValue>
</operation>

<operation id="3365" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:346  %p_05_0_23 = extractvalue { i32, i32 } %max_ret_23, 0

]]></node>
<StgValue><ssdm name="p_05_0_23"/></StgValue>
</operation>

<operation id="3366" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1969" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:347  %p_16_0_23 = extractvalue { i32, i32 } %max_ret_23, 1

]]></node>
<StgValue><ssdm name="p_16_0_23"/></StgValue>
</operation>

<operation id="3367" st_id="231" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:359  %max_ret_24 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_50, i32 %tempData_data_load_50, i32 %tempData_priority_load_51, i32 %tempData_data_load_51)

]]></node>
<StgValue><ssdm name="max_ret_24"/></StgValue>
</operation>

<operation id="3368" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:360  %p_05_0_24 = extractvalue { i32, i32 } %max_ret_24, 0

]]></node>
<StgValue><ssdm name="p_05_0_24"/></StgValue>
</operation>

<operation id="3369" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:361  %p_16_0_24 = extractvalue { i32, i32 } %max_ret_24, 1

]]></node>
<StgValue><ssdm name="p_16_0_24"/></StgValue>
</operation>

<operation id="3370" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:378  %tempData_priority_load_54 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_54"/></StgValue>
</operation>

<operation id="3371" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:379  %tempData_data_load_54 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_54"/></StgValue>
</operation>

<operation id="3372" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:380  %tempData_priority_load_55 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_55"/></StgValue>
</operation>

<operation id="3373" st_id="231" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:381  %tempData_data_load_55 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_55"/></StgValue>
</operation>

<operation id="3374" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:392  %tempData_priority_load_56 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_56"/></StgValue>
</operation>

<operation id="3375" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2015" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:393  %tempData_data_load_56 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_56"/></StgValue>
</operation>

<operation id="3376" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:394  %tempData_priority_load_57 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_57"/></StgValue>
</operation>

<operation id="3377" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:395  %tempData_data_load_57 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_57"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3378" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:175  store i32 %p_0_0_11, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3379" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:176  store i32 %p_1_0_11, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 24), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3380" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:186  %min_ret_12 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_26, i32 %tempData_data_load_26, i32 %tempData_priority_load_27, i32 %tempData_data_load_27)

]]></node>
<StgValue><ssdm name="min_ret_12"/></StgValue>
</operation>

<operation id="3381" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1970" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:348  store i32 %p_05_0_23, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3382" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:349  store i32 %p_16_0_23, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 49), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3383" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:373  %max_ret_25 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_52, i32 %tempData_data_load_52, i32 %tempData_priority_load_53, i32 %tempData_data_load_53)

]]></node>
<StgValue><ssdm name="max_ret_25"/></StgValue>
</operation>

<operation id="3384" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:387  %max_ret_26 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_54, i32 %tempData_data_load_54, i32 %tempData_priority_load_55, i32 %tempData_data_load_55)

]]></node>
<StgValue><ssdm name="max_ret_26"/></StgValue>
</operation>

<operation id="3385" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:392  %tempData_priority_load_56 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_56"/></StgValue>
</operation>

<operation id="3386" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2015" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:393  %tempData_data_load_56 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_56"/></StgValue>
</operation>

<operation id="3387" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:394  %tempData_priority_load_57 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_57"/></StgValue>
</operation>

<operation id="3388" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:395  %tempData_data_load_57 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_57"/></StgValue>
</operation>

<operation id="3389" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:406  %tempData_priority_load_58 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_58"/></StgValue>
</operation>

<operation id="3390" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:407  %tempData_data_load_58 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_58"/></StgValue>
</operation>

<operation id="3391" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:408  %tempData_priority_load_59 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_59"/></StgValue>
</operation>

<operation id="3392" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:409  %tempData_data_load_59 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_59"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3393" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:186  %min_ret_12 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_26, i32 %tempData_data_load_26, i32 %tempData_priority_load_27, i32 %tempData_data_load_27)

]]></node>
<StgValue><ssdm name="min_ret_12"/></StgValue>
</operation>

<operation id="3394" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:187  %p_0_0_12 = extractvalue { i32, i32 } %min_ret_12, 0

]]></node>
<StgValue><ssdm name="p_0_0_12"/></StgValue>
</operation>

<operation id="3395" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:188  %p_1_0_12 = extractvalue { i32, i32 } %min_ret_12, 1

]]></node>
<StgValue><ssdm name="p_1_0_12"/></StgValue>
</operation>

<operation id="3396" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:362  store i32 %p_05_0_24, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3397" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:363  store i32 %p_16_0_24, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 51), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3398" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:373  %max_ret_25 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_52, i32 %tempData_data_load_52, i32 %tempData_priority_load_53, i32 %tempData_data_load_53)

]]></node>
<StgValue><ssdm name="max_ret_25"/></StgValue>
</operation>

<operation id="3399" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:374  %p_05_0_25 = extractvalue { i32, i32 } %max_ret_25, 0

]]></node>
<StgValue><ssdm name="p_05_0_25"/></StgValue>
</operation>

<operation id="3400" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1997" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:375  %p_16_0_25 = extractvalue { i32, i32 } %max_ret_25, 1

]]></node>
<StgValue><ssdm name="p_16_0_25"/></StgValue>
</operation>

<operation id="3401" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:387  %max_ret_26 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_54, i32 %tempData_data_load_54, i32 %tempData_priority_load_55, i32 %tempData_data_load_55)

]]></node>
<StgValue><ssdm name="max_ret_26"/></StgValue>
</operation>

<operation id="3402" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:388  %p_05_0_26 = extractvalue { i32, i32 } %max_ret_26, 0

]]></node>
<StgValue><ssdm name="p_05_0_26"/></StgValue>
</operation>

<operation id="3403" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2011" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:389  %p_16_0_26 = extractvalue { i32, i32 } %max_ret_26, 1

]]></node>
<StgValue><ssdm name="p_16_0_26"/></StgValue>
</operation>

<operation id="3404" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:406  %tempData_priority_load_58 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_58"/></StgValue>
</operation>

<operation id="3405" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:407  %tempData_data_load_58 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_58"/></StgValue>
</operation>

<operation id="3406" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:408  %tempData_priority_load_59 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_59"/></StgValue>
</operation>

<operation id="3407" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:409  %tempData_data_load_59 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_59"/></StgValue>
</operation>

<operation id="3408" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:420  %tempData_priority_load_60 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_60"/></StgValue>
</operation>

<operation id="3409" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:421  %tempData_data_load_60 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_60"/></StgValue>
</operation>

<operation id="3410" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:422  %tempData_priority_load_61 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_61"/></StgValue>
</operation>

<operation id="3411" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:423  %tempData_data_load_61 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_61"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3412" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:189  store i32 %p_0_0_12, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3413" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:190  store i32 %p_1_0_12, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 26), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3414" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:200  %min_ret_13 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_28, i32 %tempData_data_load_28, i32 %tempData_priority_load_29, i32 %tempData_data_load_29)

]]></node>
<StgValue><ssdm name="min_ret_13"/></StgValue>
</operation>

<operation id="3415" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:376  store i32 %p_05_0_25, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3416" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:377  store i32 %p_16_0_25, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 53), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3417" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:401  %max_ret_27 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_56, i32 %tempData_data_load_56, i32 %tempData_priority_load_57, i32 %tempData_data_load_57)

]]></node>
<StgValue><ssdm name="max_ret_27"/></StgValue>
</operation>

<operation id="3418" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:415  %max_ret_28 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_58, i32 %tempData_data_load_58, i32 %tempData_priority_load_59, i32 %tempData_data_load_59)

]]></node>
<StgValue><ssdm name="max_ret_28"/></StgValue>
</operation>

<operation id="3419" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:420  %tempData_priority_load_60 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_60"/></StgValue>
</operation>

<operation id="3420" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:421  %tempData_data_load_60 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_60"/></StgValue>
</operation>

<operation id="3421" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:422  %tempData_priority_load_61 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_61"/></StgValue>
</operation>

<operation id="3422" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:423  %tempData_data_load_61 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_61"/></StgValue>
</operation>

<operation id="3423" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:434  %tempData_priority_load_62 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_62"/></StgValue>
</operation>

<operation id="3424" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2057" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:435  %tempData_data_load_62 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_62"/></StgValue>
</operation>

<operation id="3425" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2058" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:436  %tempData_priority_load_63 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_63"/></StgValue>
</operation>

<operation id="3426" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2059" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:437  %tempData_data_load_63 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_63"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3427" st_id="235" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:200  %min_ret_13 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_28, i32 %tempData_data_load_28, i32 %tempData_priority_load_29, i32 %tempData_data_load_29)

]]></node>
<StgValue><ssdm name="min_ret_13"/></StgValue>
</operation>

<operation id="3428" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:201  %p_0_0_13 = extractvalue { i32, i32 } %min_ret_13, 0

]]></node>
<StgValue><ssdm name="p_0_0_13"/></StgValue>
</operation>

<operation id="3429" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:202  %p_1_0_13 = extractvalue { i32, i32 } %min_ret_13, 1

]]></node>
<StgValue><ssdm name="p_1_0_13"/></StgValue>
</operation>

<operation id="3430" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:390  store i32 %p_05_0_26, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3431" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:391  store i32 %p_16_0_26, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 55), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3432" st_id="235" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:401  %max_ret_27 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_56, i32 %tempData_data_load_56, i32 %tempData_priority_load_57, i32 %tempData_data_load_57)

]]></node>
<StgValue><ssdm name="max_ret_27"/></StgValue>
</operation>

<operation id="3433" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:402  %p_05_0_27 = extractvalue { i32, i32 } %max_ret_27, 0

]]></node>
<StgValue><ssdm name="p_05_0_27"/></StgValue>
</operation>

<operation id="3434" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:403  %p_16_0_27 = extractvalue { i32, i32 } %max_ret_27, 1

]]></node>
<StgValue><ssdm name="p_16_0_27"/></StgValue>
</operation>

<operation id="3435" st_id="235" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:415  %max_ret_28 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_58, i32 %tempData_data_load_58, i32 %tempData_priority_load_59, i32 %tempData_data_load_59)

]]></node>
<StgValue><ssdm name="max_ret_28"/></StgValue>
</operation>

<operation id="3436" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:416  %p_05_0_28 = extractvalue { i32, i32 } %max_ret_28, 0

]]></node>
<StgValue><ssdm name="p_05_0_28"/></StgValue>
</operation>

<operation id="3437" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2039" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:417  %p_16_0_28 = extractvalue { i32, i32 } %max_ret_28, 1

]]></node>
<StgValue><ssdm name="p_16_0_28"/></StgValue>
</operation>

<operation id="3438" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:434  %tempData_priority_load_62 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_62"/></StgValue>
</operation>

<operation id="3439" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2057" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:435  %tempData_data_load_62 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_62"/></StgValue>
</operation>

<operation id="3440" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2058" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:436  %tempData_priority_load_63 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_63"/></StgValue>
</operation>

<operation id="3441" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2059" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:437  %tempData_data_load_63 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_63"/></StgValue>
</operation>

<operation id="3442" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:448  %tempData_priority_load_64 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_64"/></StgValue>
</operation>

<operation id="3443" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2071" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:449  %tempData_data_load_64 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_64"/></StgValue>
</operation>

<operation id="3444" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2072" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:450  %tempData_priority_load_65 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_65"/></StgValue>
</operation>

<operation id="3445" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2073" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:451  %tempData_data_load_65 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_65"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3446" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:203  store i32 %p_0_0_13, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3447" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:204  store i32 %p_1_0_13, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 28), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3448" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:214  %min_ret_14 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_30, i32 %tempData_data_load_30, i32 %tempData_priority_load_31, i32 %tempData_data_load_31)

]]></node>
<StgValue><ssdm name="min_ret_14"/></StgValue>
</operation>

<operation id="3449" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:404  store i32 %p_05_0_27, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3450" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:405  store i32 %p_16_0_27, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 57), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3451" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2051" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:429  %max_ret_29 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_60, i32 %tempData_data_load_60, i32 %tempData_priority_load_61, i32 %tempData_data_load_61)

]]></node>
<StgValue><ssdm name="max_ret_29"/></StgValue>
</operation>

<operation id="3452" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2065" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:443  %max_ret_30 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_62, i32 %tempData_data_load_62, i32 %tempData_priority_load_63, i32 %tempData_data_load_63)

]]></node>
<StgValue><ssdm name="max_ret_30"/></StgValue>
</operation>

<operation id="3453" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:448  %tempData_priority_load_64 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_64"/></StgValue>
</operation>

<operation id="3454" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2071" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:449  %tempData_data_load_64 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_64"/></StgValue>
</operation>

<operation id="3455" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2072" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:450  %tempData_priority_load_65 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_65"/></StgValue>
</operation>

<operation id="3456" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2073" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:451  %tempData_data_load_65 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_65"/></StgValue>
</operation>

<operation id="3457" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:462  %tempData_priority_load_66 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_66"/></StgValue>
</operation>

<operation id="3458" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2085" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:463  %tempData_data_load_66 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_66"/></StgValue>
</operation>

<operation id="3459" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2086" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:464  %tempData_priority_load_67 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_67"/></StgValue>
</operation>

<operation id="3460" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2087" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:465  %tempData_data_load_67 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_67"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3461" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:214  %min_ret_14 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_30, i32 %tempData_data_load_30, i32 %tempData_priority_load_31, i32 %tempData_data_load_31)

]]></node>
<StgValue><ssdm name="min_ret_14"/></StgValue>
</operation>

<operation id="3462" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:215  %p_0_0_14 = extractvalue { i32, i32 } %min_ret_14, 0

]]></node>
<StgValue><ssdm name="p_0_0_14"/></StgValue>
</operation>

<operation id="3463" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:216  %p_1_0_14 = extractvalue { i32, i32 } %min_ret_14, 1

]]></node>
<StgValue><ssdm name="p_1_0_14"/></StgValue>
</operation>

<operation id="3464" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2040" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:418  store i32 %p_05_0_28, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3465" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2041" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:419  store i32 %p_16_0_28, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 59), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3466" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2051" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:429  %max_ret_29 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_60, i32 %tempData_data_load_60, i32 %tempData_priority_load_61, i32 %tempData_data_load_61)

]]></node>
<StgValue><ssdm name="max_ret_29"/></StgValue>
</operation>

<operation id="3467" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:430  %p_05_0_29 = extractvalue { i32, i32 } %max_ret_29, 0

]]></node>
<StgValue><ssdm name="p_05_0_29"/></StgValue>
</operation>

<operation id="3468" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2053" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:431  %p_16_0_29 = extractvalue { i32, i32 } %max_ret_29, 1

]]></node>
<StgValue><ssdm name="p_16_0_29"/></StgValue>
</operation>

<operation id="3469" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2065" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:443  %max_ret_30 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_62, i32 %tempData_data_load_62, i32 %tempData_priority_load_63, i32 %tempData_data_load_63)

]]></node>
<StgValue><ssdm name="max_ret_30"/></StgValue>
</operation>

<operation id="3470" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2066" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:444  %p_05_0_30 = extractvalue { i32, i32 } %max_ret_30, 0

]]></node>
<StgValue><ssdm name="p_05_0_30"/></StgValue>
</operation>

<operation id="3471" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2067" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:445  %p_16_0_30 = extractvalue { i32, i32 } %max_ret_30, 1

]]></node>
<StgValue><ssdm name="p_16_0_30"/></StgValue>
</operation>

<operation id="3472" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:462  %tempData_priority_load_66 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_66"/></StgValue>
</operation>

<operation id="3473" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2085" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:463  %tempData_data_load_66 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_66"/></StgValue>
</operation>

<operation id="3474" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2086" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:464  %tempData_priority_load_67 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_67"/></StgValue>
</operation>

<operation id="3475" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2087" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:465  %tempData_data_load_67 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_67"/></StgValue>
</operation>

<operation id="3476" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2098" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:476  %tempData_priority_load_68 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_68"/></StgValue>
</operation>

<operation id="3477" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2099" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:477  %tempData_data_load_68 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_68"/></StgValue>
</operation>

<operation id="3478" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2100" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:478  %tempData_priority_load_69 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_69"/></StgValue>
</operation>

<operation id="3479" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2101" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:479  %tempData_data_load_69 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_69"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3480" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:217  store i32 %p_0_0_14, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3481" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1840" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:218  store i32 %p_1_0_14, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 30), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3482" st_id="238" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:228  %min_ret_15 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_32, i32 %tempData_data_load_32, i32 %tempData_priority_load_33, i32 %tempData_data_load_33)

]]></node>
<StgValue><ssdm name="min_ret_15"/></StgValue>
</operation>

<operation id="3483" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2054" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:432  store i32 %p_05_0_29, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3484" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:433  store i32 %p_16_0_29, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 61), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3485" st_id="238" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2079" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:457  %max_ret_31 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_64, i32 %tempData_data_load_64, i32 %tempData_priority_load_65, i32 %tempData_data_load_65)

]]></node>
<StgValue><ssdm name="max_ret_31"/></StgValue>
</operation>

<operation id="3486" st_id="238" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2093" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:471  %max_ret_32 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_66, i32 %tempData_data_load_66, i32 %tempData_priority_load_67, i32 %tempData_data_load_67)

]]></node>
<StgValue><ssdm name="max_ret_32"/></StgValue>
</operation>

<operation id="3487" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2098" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:476  %tempData_priority_load_68 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_68"/></StgValue>
</operation>

<operation id="3488" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2099" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:477  %tempData_data_load_68 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_68"/></StgValue>
</operation>

<operation id="3489" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2100" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:478  %tempData_priority_load_69 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_69"/></StgValue>
</operation>

<operation id="3490" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2101" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:479  %tempData_data_load_69 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_69"/></StgValue>
</operation>

<operation id="3491" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:490  %tempData_priority_load_70 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_70"/></StgValue>
</operation>

<operation id="3492" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2113" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:491  %tempData_data_load_70 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_70"/></StgValue>
</operation>

<operation id="3493" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2114" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:492  %tempData_priority_load_71 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_71"/></StgValue>
</operation>

<operation id="3494" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2115" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:493  %tempData_data_load_71 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_71"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3495" st_id="239" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:228  %min_ret_15 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_32, i32 %tempData_data_load_32, i32 %tempData_priority_load_33, i32 %tempData_data_load_33)

]]></node>
<StgValue><ssdm name="min_ret_15"/></StgValue>
</operation>

<operation id="3496" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:229  %p_0_0_15 = extractvalue { i32, i32 } %min_ret_15, 0

]]></node>
<StgValue><ssdm name="p_0_0_15"/></StgValue>
</operation>

<operation id="3497" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:230  %p_1_0_15 = extractvalue { i32, i32 } %min_ret_15, 1

]]></node>
<StgValue><ssdm name="p_1_0_15"/></StgValue>
</operation>

<operation id="3498" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:446  store i32 %p_05_0_30, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3499" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:447  store i32 %p_16_0_30, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 63), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3500" st_id="239" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2079" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:457  %max_ret_31 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_64, i32 %tempData_data_load_64, i32 %tempData_priority_load_65, i32 %tempData_data_load_65)

]]></node>
<StgValue><ssdm name="max_ret_31"/></StgValue>
</operation>

<operation id="3501" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:458  %p_05_0_31 = extractvalue { i32, i32 } %max_ret_31, 0

]]></node>
<StgValue><ssdm name="p_05_0_31"/></StgValue>
</operation>

<operation id="3502" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:459  %p_16_0_31 = extractvalue { i32, i32 } %max_ret_31, 1

]]></node>
<StgValue><ssdm name="p_16_0_31"/></StgValue>
</operation>

<operation id="3503" st_id="239" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2093" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:471  %max_ret_32 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_66, i32 %tempData_data_load_66, i32 %tempData_priority_load_67, i32 %tempData_data_load_67)

]]></node>
<StgValue><ssdm name="max_ret_32"/></StgValue>
</operation>

<operation id="3504" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2094" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:472  %p_05_0_32 = extractvalue { i32, i32 } %max_ret_32, 0

]]></node>
<StgValue><ssdm name="p_05_0_32"/></StgValue>
</operation>

<operation id="3505" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2095" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:473  %p_16_0_32 = extractvalue { i32, i32 } %max_ret_32, 1

]]></node>
<StgValue><ssdm name="p_16_0_32"/></StgValue>
</operation>

<operation id="3506" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:490  %tempData_priority_load_70 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_70"/></StgValue>
</operation>

<operation id="3507" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2113" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:491  %tempData_data_load_70 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_70"/></StgValue>
</operation>

<operation id="3508" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2114" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:492  %tempData_priority_load_71 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_71"/></StgValue>
</operation>

<operation id="3509" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2115" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:493  %tempData_data_load_71 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_71"/></StgValue>
</operation>

<operation id="3510" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:504  %tempData_priority_load_72 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_72"/></StgValue>
</operation>

<operation id="3511" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2127" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:505  %tempData_data_load_72 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_72"/></StgValue>
</operation>

<operation id="3512" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2128" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:506  %tempData_priority_load_73 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_73"/></StgValue>
</operation>

<operation id="3513" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2129" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:507  %tempData_data_load_73 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_73"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3514" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:231  store i32 %p_0_0_15, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3515" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:232  store i32 %p_1_0_15, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 32), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3516" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:242  %min_ret_16 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_34, i32 %tempData_data_load_34, i32 %tempData_priority_load_35, i32 %tempData_data_load_35)

]]></node>
<StgValue><ssdm name="min_ret_16"/></StgValue>
</operation>

<operation id="3517" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:460  store i32 %p_05_0_31, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3518" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:461  store i32 %p_16_0_31, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 65), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3519" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:485  %max_ret_33 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_68, i32 %tempData_data_load_68, i32 %tempData_priority_load_69, i32 %tempData_data_load_69)

]]></node>
<StgValue><ssdm name="max_ret_33"/></StgValue>
</operation>

<operation id="3520" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:499  %max_ret_34 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_70, i32 %tempData_data_load_70, i32 %tempData_priority_load_71, i32 %tempData_data_load_71)

]]></node>
<StgValue><ssdm name="max_ret_34"/></StgValue>
</operation>

<operation id="3521" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:504  %tempData_priority_load_72 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_72"/></StgValue>
</operation>

<operation id="3522" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2127" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:505  %tempData_data_load_72 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_72"/></StgValue>
</operation>

<operation id="3523" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2128" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:506  %tempData_priority_load_73 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_73"/></StgValue>
</operation>

<operation id="3524" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2129" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:507  %tempData_data_load_73 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_73"/></StgValue>
</operation>

<operation id="3525" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2140" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:518  %tempData_priority_load_74 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_74"/></StgValue>
</operation>

<operation id="3526" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2141" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:519  %tempData_data_load_74 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_74"/></StgValue>
</operation>

<operation id="3527" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2142" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:520  %tempData_priority_load_75 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_75"/></StgValue>
</operation>

<operation id="3528" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2143" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:521  %tempData_data_load_75 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_75"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3529" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:242  %min_ret_16 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_34, i32 %tempData_data_load_34, i32 %tempData_priority_load_35, i32 %tempData_data_load_35)

]]></node>
<StgValue><ssdm name="min_ret_16"/></StgValue>
</operation>

<operation id="3530" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:243  %p_0_0_16 = extractvalue { i32, i32 } %min_ret_16, 0

]]></node>
<StgValue><ssdm name="p_0_0_16"/></StgValue>
</operation>

<operation id="3531" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:244  %p_1_0_16 = extractvalue { i32, i32 } %min_ret_16, 1

]]></node>
<StgValue><ssdm name="p_1_0_16"/></StgValue>
</operation>

<operation id="3532" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:474  store i32 %p_05_0_32, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3533" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2097" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:475  store i32 %p_16_0_32, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 67), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3534" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:485  %max_ret_33 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_68, i32 %tempData_data_load_68, i32 %tempData_priority_load_69, i32 %tempData_data_load_69)

]]></node>
<StgValue><ssdm name="max_ret_33"/></StgValue>
</operation>

<operation id="3535" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2108" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:486  %p_05_0_33 = extractvalue { i32, i32 } %max_ret_33, 0

]]></node>
<StgValue><ssdm name="p_05_0_33"/></StgValue>
</operation>

<operation id="3536" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2109" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:487  %p_16_0_33 = extractvalue { i32, i32 } %max_ret_33, 1

]]></node>
<StgValue><ssdm name="p_16_0_33"/></StgValue>
</operation>

<operation id="3537" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:499  %max_ret_34 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_70, i32 %tempData_data_load_70, i32 %tempData_priority_load_71, i32 %tempData_data_load_71)

]]></node>
<StgValue><ssdm name="max_ret_34"/></StgValue>
</operation>

<operation id="3538" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2122" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:500  %p_05_0_34 = extractvalue { i32, i32 } %max_ret_34, 0

]]></node>
<StgValue><ssdm name="p_05_0_34"/></StgValue>
</operation>

<operation id="3539" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2123" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:501  %p_16_0_34 = extractvalue { i32, i32 } %max_ret_34, 1

]]></node>
<StgValue><ssdm name="p_16_0_34"/></StgValue>
</operation>

<operation id="3540" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2140" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:518  %tempData_priority_load_74 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_74"/></StgValue>
</operation>

<operation id="3541" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2141" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:519  %tempData_data_load_74 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_74"/></StgValue>
</operation>

<operation id="3542" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2142" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:520  %tempData_priority_load_75 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_75"/></StgValue>
</operation>

<operation id="3543" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2143" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:521  %tempData_data_load_75 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_75"/></StgValue>
</operation>

<operation id="3544" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2154" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:532  %tempData_priority_load_76 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_76"/></StgValue>
</operation>

<operation id="3545" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2155" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:533  %tempData_data_load_76 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_76"/></StgValue>
</operation>

<operation id="3546" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2156" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:534  %tempData_priority_load_77 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_77"/></StgValue>
</operation>

<operation id="3547" st_id="241" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2157" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:535  %tempData_data_load_77 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_77"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3548" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:245  store i32 %p_0_0_16, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3549" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1868" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:246  store i32 %p_1_0_16, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 34), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3550" st_id="242" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1878" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:256  %min_ret_17 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_36, i32 %tempData_data_load_36, i32 %tempData_priority_load_37, i32 %tempData_data_load_37)

]]></node>
<StgValue><ssdm name="min_ret_17"/></StgValue>
</operation>

<operation id="3551" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:488  store i32 %p_05_0_33, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3552" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:489  store i32 %p_16_0_33, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 69), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3553" st_id="242" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2135" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:513  %max_ret_35 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_72, i32 %tempData_data_load_72, i32 %tempData_priority_load_73, i32 %tempData_data_load_73)

]]></node>
<StgValue><ssdm name="max_ret_35"/></StgValue>
</operation>

<operation id="3554" st_id="242" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2149" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:527  %max_ret_36 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_74, i32 %tempData_data_load_74, i32 %tempData_priority_load_75, i32 %tempData_data_load_75)

]]></node>
<StgValue><ssdm name="max_ret_36"/></StgValue>
</operation>

<operation id="3555" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2154" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:532  %tempData_priority_load_76 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_76"/></StgValue>
</operation>

<operation id="3556" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2155" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:533  %tempData_data_load_76 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_76"/></StgValue>
</operation>

<operation id="3557" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2156" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:534  %tempData_priority_load_77 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_77"/></StgValue>
</operation>

<operation id="3558" st_id="242" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2157" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:535  %tempData_data_load_77 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_77"/></StgValue>
</operation>

<operation id="3559" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2168" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:546  %tempData_priority_load_78 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_78"/></StgValue>
</operation>

<operation id="3560" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2169" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:547  %tempData_data_load_78 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_78"/></StgValue>
</operation>

<operation id="3561" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2170" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:548  %tempData_priority_load_79 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_79"/></StgValue>
</operation>

<operation id="3562" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2171" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:549  %tempData_data_load_79 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_79"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3563" st_id="243" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1878" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:256  %min_ret_17 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_36, i32 %tempData_data_load_36, i32 %tempData_priority_load_37, i32 %tempData_data_load_37)

]]></node>
<StgValue><ssdm name="min_ret_17"/></StgValue>
</operation>

<operation id="3564" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:257  %p_0_0_17 = extractvalue { i32, i32 } %min_ret_17, 0

]]></node>
<StgValue><ssdm name="p_0_0_17"/></StgValue>
</operation>

<operation id="3565" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:258  %p_1_0_17 = extractvalue { i32, i32 } %min_ret_17, 1

]]></node>
<StgValue><ssdm name="p_1_0_17"/></StgValue>
</operation>

<operation id="3566" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:502  store i32 %p_05_0_34, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3567" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:503  store i32 %p_16_0_34, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 71), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3568" st_id="243" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2135" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:513  %max_ret_35 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_72, i32 %tempData_data_load_72, i32 %tempData_priority_load_73, i32 %tempData_data_load_73)

]]></node>
<StgValue><ssdm name="max_ret_35"/></StgValue>
</operation>

<operation id="3569" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2136" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:514  %p_05_0_35 = extractvalue { i32, i32 } %max_ret_35, 0

]]></node>
<StgValue><ssdm name="p_05_0_35"/></StgValue>
</operation>

<operation id="3570" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2137" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:515  %p_16_0_35 = extractvalue { i32, i32 } %max_ret_35, 1

]]></node>
<StgValue><ssdm name="p_16_0_35"/></StgValue>
</operation>

<operation id="3571" st_id="243" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2149" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:527  %max_ret_36 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_74, i32 %tempData_data_load_74, i32 %tempData_priority_load_75, i32 %tempData_data_load_75)

]]></node>
<StgValue><ssdm name="max_ret_36"/></StgValue>
</operation>

<operation id="3572" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2150" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:528  %p_05_0_36 = extractvalue { i32, i32 } %max_ret_36, 0

]]></node>
<StgValue><ssdm name="p_05_0_36"/></StgValue>
</operation>

<operation id="3573" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2151" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:529  %p_16_0_36 = extractvalue { i32, i32 } %max_ret_36, 1

]]></node>
<StgValue><ssdm name="p_16_0_36"/></StgValue>
</operation>

<operation id="3574" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2168" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:546  %tempData_priority_load_78 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_78"/></StgValue>
</operation>

<operation id="3575" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2169" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:547  %tempData_data_load_78 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_78"/></StgValue>
</operation>

<operation id="3576" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2170" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:548  %tempData_priority_load_79 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_79"/></StgValue>
</operation>

<operation id="3577" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2171" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:549  %tempData_data_load_79 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_79"/></StgValue>
</operation>

<operation id="3578" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2182" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:560  %tempData_priority_load_80 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_80"/></StgValue>
</operation>

<operation id="3579" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2183" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:561  %tempData_data_load_80 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_80"/></StgValue>
</operation>

<operation id="3580" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2184" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:562  %tempData_priority_load_81 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_81"/></StgValue>
</operation>

<operation id="3581" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2185" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:563  %tempData_data_load_81 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_81"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3582" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:259  store i32 %p_0_0_17, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3583" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:260  store i32 %p_1_0_17, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 36), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3584" st_id="244" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:270  %min_ret_18 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_38, i32 %tempData_data_load_38, i32 %tempData_priority_load_39, i32 %tempData_data_load_39)

]]></node>
<StgValue><ssdm name="min_ret_18"/></StgValue>
</operation>

<operation id="3585" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:516  store i32 %p_05_0_35, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3586" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:517  store i32 %p_16_0_35, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 73), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3587" st_id="244" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2163" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:541  %max_ret_37 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_76, i32 %tempData_data_load_76, i32 %tempData_priority_load_77, i32 %tempData_data_load_77)

]]></node>
<StgValue><ssdm name="max_ret_37"/></StgValue>
</operation>

<operation id="3588" st_id="244" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2177" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:555  %max_ret_38 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_78, i32 %tempData_data_load_78, i32 %tempData_priority_load_79, i32 %tempData_data_load_79)

]]></node>
<StgValue><ssdm name="max_ret_38"/></StgValue>
</operation>

<operation id="3589" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2182" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:560  %tempData_priority_load_80 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_80"/></StgValue>
</operation>

<operation id="3590" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2183" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:561  %tempData_data_load_80 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_80"/></StgValue>
</operation>

<operation id="3591" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2184" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:562  %tempData_priority_load_81 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_81"/></StgValue>
</operation>

<operation id="3592" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2185" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:563  %tempData_data_load_81 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_81"/></StgValue>
</operation>

<operation id="3593" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2196" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:574  %tempData_priority_load_82 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_82"/></StgValue>
</operation>

<operation id="3594" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2197" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:575  %tempData_data_load_82 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_82"/></StgValue>
</operation>

<operation id="3595" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2198" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:576  %tempData_priority_load_83 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_83"/></StgValue>
</operation>

<operation id="3596" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2199" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:577  %tempData_data_load_83 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_83"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3597" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:270  %min_ret_18 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_38, i32 %tempData_data_load_38, i32 %tempData_priority_load_39, i32 %tempData_data_load_39)

]]></node>
<StgValue><ssdm name="min_ret_18"/></StgValue>
</operation>

<operation id="3598" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:271  %p_0_0_18 = extractvalue { i32, i32 } %min_ret_18, 0

]]></node>
<StgValue><ssdm name="p_0_0_18"/></StgValue>
</operation>

<operation id="3599" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:272  %p_1_0_18 = extractvalue { i32, i32 } %min_ret_18, 1

]]></node>
<StgValue><ssdm name="p_1_0_18"/></StgValue>
</operation>

<operation id="3600" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:530  store i32 %p_05_0_36, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3601" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:531  store i32 %p_16_0_36, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 75), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3602" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2163" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:541  %max_ret_37 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_76, i32 %tempData_data_load_76, i32 %tempData_priority_load_77, i32 %tempData_data_load_77)

]]></node>
<StgValue><ssdm name="max_ret_37"/></StgValue>
</operation>

<operation id="3603" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2164" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:542  %p_05_0_37 = extractvalue { i32, i32 } %max_ret_37, 0

]]></node>
<StgValue><ssdm name="p_05_0_37"/></StgValue>
</operation>

<operation id="3604" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2165" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:543  %p_16_0_37 = extractvalue { i32, i32 } %max_ret_37, 1

]]></node>
<StgValue><ssdm name="p_16_0_37"/></StgValue>
</operation>

<operation id="3605" st_id="245" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2177" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:555  %max_ret_38 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_78, i32 %tempData_data_load_78, i32 %tempData_priority_load_79, i32 %tempData_data_load_79)

]]></node>
<StgValue><ssdm name="max_ret_38"/></StgValue>
</operation>

<operation id="3606" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2178" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:556  %p_05_0_38 = extractvalue { i32, i32 } %max_ret_38, 0

]]></node>
<StgValue><ssdm name="p_05_0_38"/></StgValue>
</operation>

<operation id="3607" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2179" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:557  %p_16_0_38 = extractvalue { i32, i32 } %max_ret_38, 1

]]></node>
<StgValue><ssdm name="p_16_0_38"/></StgValue>
</operation>

<operation id="3608" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2196" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:574  %tempData_priority_load_82 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_82"/></StgValue>
</operation>

<operation id="3609" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2197" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:575  %tempData_data_load_82 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_82"/></StgValue>
</operation>

<operation id="3610" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2198" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:576  %tempData_priority_load_83 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_83"/></StgValue>
</operation>

<operation id="3611" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2199" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:577  %tempData_data_load_83 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_83"/></StgValue>
</operation>

<operation id="3612" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2210" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:588  %tempData_priority_load_84 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_84"/></StgValue>
</operation>

<operation id="3613" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2211" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:589  %tempData_data_load_84 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_84"/></StgValue>
</operation>

<operation id="3614" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2212" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:590  %tempData_priority_load_85 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_85"/></StgValue>
</operation>

<operation id="3615" st_id="245" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2213" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:591  %tempData_data_load_85 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_85"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3616" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:273  store i32 %p_0_0_18, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3617" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:274  store i32 %p_1_0_18, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 38), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3618" st_id="246" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:284  %min_ret_19 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_40, i32 %tempData_data_load_40, i32 %tempData_priority_load_41, i32 %tempData_data_load_41)

]]></node>
<StgValue><ssdm name="min_ret_19"/></StgValue>
</operation>

<operation id="3619" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:544  store i32 %p_05_0_37, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3620" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:545  store i32 %p_16_0_37, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 77), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3621" st_id="246" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2191" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:569  %max_ret_39 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_80, i32 %tempData_data_load_80, i32 %tempData_priority_load_81, i32 %tempData_data_load_81)

]]></node>
<StgValue><ssdm name="max_ret_39"/></StgValue>
</operation>

<operation id="3622" st_id="246" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2205" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:583  %max_ret_40 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_82, i32 %tempData_data_load_82, i32 %tempData_priority_load_83, i32 %tempData_data_load_83)

]]></node>
<StgValue><ssdm name="max_ret_40"/></StgValue>
</operation>

<operation id="3623" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2210" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:588  %tempData_priority_load_84 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_84"/></StgValue>
</operation>

<operation id="3624" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2211" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:589  %tempData_data_load_84 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_84"/></StgValue>
</operation>

<operation id="3625" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2212" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:590  %tempData_priority_load_85 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_85"/></StgValue>
</operation>

<operation id="3626" st_id="246" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2213" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:591  %tempData_data_load_85 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_85"/></StgValue>
</operation>

<operation id="3627" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2224" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:602  %tempData_priority_load_86 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_86"/></StgValue>
</operation>

<operation id="3628" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2225" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:603  %tempData_data_load_86 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_86"/></StgValue>
</operation>

<operation id="3629" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:604  %tempData_priority_load_87 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_87"/></StgValue>
</operation>

<operation id="3630" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2227" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:605  %tempData_data_load_87 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_87"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3631" st_id="247" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:284  %min_ret_19 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_40, i32 %tempData_data_load_40, i32 %tempData_priority_load_41, i32 %tempData_data_load_41)

]]></node>
<StgValue><ssdm name="min_ret_19"/></StgValue>
</operation>

<operation id="3632" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1907" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:285  %p_0_0_19 = extractvalue { i32, i32 } %min_ret_19, 0

]]></node>
<StgValue><ssdm name="p_0_0_19"/></StgValue>
</operation>

<operation id="3633" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1908" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:286  %p_1_0_19 = extractvalue { i32, i32 } %min_ret_19, 1

]]></node>
<StgValue><ssdm name="p_1_0_19"/></StgValue>
</operation>

<operation id="3634" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:558  store i32 %p_05_0_38, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3635" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:559  store i32 %p_16_0_38, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 79), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3636" st_id="247" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2191" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:569  %max_ret_39 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_80, i32 %tempData_data_load_80, i32 %tempData_priority_load_81, i32 %tempData_data_load_81)

]]></node>
<StgValue><ssdm name="max_ret_39"/></StgValue>
</operation>

<operation id="3637" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2192" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:570  %p_05_0_39 = extractvalue { i32, i32 } %max_ret_39, 0

]]></node>
<StgValue><ssdm name="p_05_0_39"/></StgValue>
</operation>

<operation id="3638" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2193" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:571  %p_16_0_39 = extractvalue { i32, i32 } %max_ret_39, 1

]]></node>
<StgValue><ssdm name="p_16_0_39"/></StgValue>
</operation>

<operation id="3639" st_id="247" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2205" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:583  %max_ret_40 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_82, i32 %tempData_data_load_82, i32 %tempData_priority_load_83, i32 %tempData_data_load_83)

]]></node>
<StgValue><ssdm name="max_ret_40"/></StgValue>
</operation>

<operation id="3640" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2206" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:584  %p_05_0_40 = extractvalue { i32, i32 } %max_ret_40, 0

]]></node>
<StgValue><ssdm name="p_05_0_40"/></StgValue>
</operation>

<operation id="3641" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2207" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:585  %p_16_0_40 = extractvalue { i32, i32 } %max_ret_40, 1

]]></node>
<StgValue><ssdm name="p_16_0_40"/></StgValue>
</operation>

<operation id="3642" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2224" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:602  %tempData_priority_load_86 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_86"/></StgValue>
</operation>

<operation id="3643" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2225" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:603  %tempData_data_load_86 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_86"/></StgValue>
</operation>

<operation id="3644" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:604  %tempData_priority_load_87 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_87"/></StgValue>
</operation>

<operation id="3645" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2227" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:605  %tempData_data_load_87 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_87"/></StgValue>
</operation>

<operation id="3646" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2238" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:616  %tempData_priority_load_88 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_88"/></StgValue>
</operation>

<operation id="3647" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2239" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:617  %tempData_data_load_88 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_88"/></StgValue>
</operation>

<operation id="3648" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2240" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:618  %tempData_priority_load_89 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_89"/></StgValue>
</operation>

<operation id="3649" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2241" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:619  %tempData_data_load_89 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_89"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3650" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:287  store i32 %p_0_0_19, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3651" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:288  store i32 %p_1_0_19, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 40), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3652" st_id="248" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:298  %min_ret_20 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_42, i32 %tempData_data_load_42, i32 %tempData_priority_load_43, i32 %tempData_data_load_43)

]]></node>
<StgValue><ssdm name="min_ret_20"/></StgValue>
</operation>

<operation id="3653" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:572  store i32 %p_05_0_39, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3654" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:573  store i32 %p_16_0_39, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 81), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3655" st_id="248" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2219" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:597  %max_ret_41 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_84, i32 %tempData_data_load_84, i32 %tempData_priority_load_85, i32 %tempData_data_load_85)

]]></node>
<StgValue><ssdm name="max_ret_41"/></StgValue>
</operation>

<operation id="3656" st_id="248" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2233" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:611  %max_ret_42 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_86, i32 %tempData_data_load_86, i32 %tempData_priority_load_87, i32 %tempData_data_load_87)

]]></node>
<StgValue><ssdm name="max_ret_42"/></StgValue>
</operation>

<operation id="3657" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2238" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:616  %tempData_priority_load_88 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_88"/></StgValue>
</operation>

<operation id="3658" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2239" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:617  %tempData_data_load_88 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_88"/></StgValue>
</operation>

<operation id="3659" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2240" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:618  %tempData_priority_load_89 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_89"/></StgValue>
</operation>

<operation id="3660" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2241" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:619  %tempData_data_load_89 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_89"/></StgValue>
</operation>

<operation id="3661" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:630  %tempData_priority_load_90 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_90"/></StgValue>
</operation>

<operation id="3662" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2253" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:631  %tempData_data_load_90 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_90"/></StgValue>
</operation>

<operation id="3663" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2254" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:632  %tempData_priority_load_91 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_91"/></StgValue>
</operation>

<operation id="3664" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2255" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:633  %tempData_data_load_91 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_91"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3665" st_id="249" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:298  %min_ret_20 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_42, i32 %tempData_data_load_42, i32 %tempData_priority_load_43, i32 %tempData_data_load_43)

]]></node>
<StgValue><ssdm name="min_ret_20"/></StgValue>
</operation>

<operation id="3666" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:299  %p_0_0_20 = extractvalue { i32, i32 } %min_ret_20, 0

]]></node>
<StgValue><ssdm name="p_0_0_20"/></StgValue>
</operation>

<operation id="3667" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:300  %p_1_0_20 = extractvalue { i32, i32 } %min_ret_20, 1

]]></node>
<StgValue><ssdm name="p_1_0_20"/></StgValue>
</operation>

<operation id="3668" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:586  store i32 %p_05_0_40, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3669" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:587  store i32 %p_16_0_40, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 83), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3670" st_id="249" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2219" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:597  %max_ret_41 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_84, i32 %tempData_data_load_84, i32 %tempData_priority_load_85, i32 %tempData_data_load_85)

]]></node>
<StgValue><ssdm name="max_ret_41"/></StgValue>
</operation>

<operation id="3671" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2220" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:598  %p_05_0_41 = extractvalue { i32, i32 } %max_ret_41, 0

]]></node>
<StgValue><ssdm name="p_05_0_41"/></StgValue>
</operation>

<operation id="3672" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2221" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:599  %p_16_0_41 = extractvalue { i32, i32 } %max_ret_41, 1

]]></node>
<StgValue><ssdm name="p_16_0_41"/></StgValue>
</operation>

<operation id="3673" st_id="249" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2233" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:611  %max_ret_42 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_86, i32 %tempData_data_load_86, i32 %tempData_priority_load_87, i32 %tempData_data_load_87)

]]></node>
<StgValue><ssdm name="max_ret_42"/></StgValue>
</operation>

<operation id="3674" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2234" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:612  %p_05_0_42 = extractvalue { i32, i32 } %max_ret_42, 0

]]></node>
<StgValue><ssdm name="p_05_0_42"/></StgValue>
</operation>

<operation id="3675" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2235" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:613  %p_16_0_42 = extractvalue { i32, i32 } %max_ret_42, 1

]]></node>
<StgValue><ssdm name="p_16_0_42"/></StgValue>
</operation>

<operation id="3676" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:630  %tempData_priority_load_90 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_90"/></StgValue>
</operation>

<operation id="3677" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2253" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:631  %tempData_data_load_90 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_90"/></StgValue>
</operation>

<operation id="3678" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2254" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:632  %tempData_priority_load_91 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_91"/></StgValue>
</operation>

<operation id="3679" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2255" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:633  %tempData_data_load_91 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_91"/></StgValue>
</operation>

<operation id="3680" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2266" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:644  %tempData_priority_load_92 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_92"/></StgValue>
</operation>

<operation id="3681" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2267" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:645  %tempData_data_load_92 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_92"/></StgValue>
</operation>

<operation id="3682" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2268" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:646  %tempData_priority_load_93 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_93"/></StgValue>
</operation>

<operation id="3683" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2269" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:647  %tempData_data_load_93 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_93"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3684" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:301  store i32 %p_0_0_20, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3685" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1924" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:302  store i32 %p_1_0_20, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 42), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3686" st_id="250" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:312  %min_ret_21 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_44, i32 %tempData_data_load_44, i32 %tempData_priority_load_45, i32 %tempData_data_load_45)

]]></node>
<StgValue><ssdm name="min_ret_21"/></StgValue>
</operation>

<operation id="3687" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:600  store i32 %p_05_0_41, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3688" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2223" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:601  store i32 %p_16_0_41, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 85), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3689" st_id="250" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2247" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:625  %max_ret_43 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_88, i32 %tempData_data_load_88, i32 %tempData_priority_load_89, i32 %tempData_data_load_89)

]]></node>
<StgValue><ssdm name="max_ret_43"/></StgValue>
</operation>

<operation id="3690" st_id="250" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:639  %max_ret_44 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_90, i32 %tempData_data_load_90, i32 %tempData_priority_load_91, i32 %tempData_data_load_91)

]]></node>
<StgValue><ssdm name="max_ret_44"/></StgValue>
</operation>

<operation id="3691" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2266" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:644  %tempData_priority_load_92 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_92"/></StgValue>
</operation>

<operation id="3692" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2267" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:645  %tempData_data_load_92 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_92"/></StgValue>
</operation>

<operation id="3693" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2268" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:646  %tempData_priority_load_93 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_93"/></StgValue>
</operation>

<operation id="3694" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2269" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:647  %tempData_data_load_93 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_93"/></StgValue>
</operation>

<operation id="3695" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2280" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:658  %tempData_priority_load_94 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_94"/></StgValue>
</operation>

<operation id="3696" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2281" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:659  %tempData_data_load_94 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_94"/></StgValue>
</operation>

<operation id="3697" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2282" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:660  %tempData_priority_load_95 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_95"/></StgValue>
</operation>

<operation id="3698" st_id="250" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2283" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:661  %tempData_data_load_95 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_95"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3699" st_id="251" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:312  %min_ret_21 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_44, i32 %tempData_data_load_44, i32 %tempData_priority_load_45, i32 %tempData_data_load_45)

]]></node>
<StgValue><ssdm name="min_ret_21"/></StgValue>
</operation>

<operation id="3700" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:313  %p_0_0_21 = extractvalue { i32, i32 } %min_ret_21, 0

]]></node>
<StgValue><ssdm name="p_0_0_21"/></StgValue>
</operation>

<operation id="3701" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:314  %p_1_0_21 = extractvalue { i32, i32 } %min_ret_21, 1

]]></node>
<StgValue><ssdm name="p_1_0_21"/></StgValue>
</operation>

<operation id="3702" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:614  store i32 %p_05_0_42, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3703" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:615  store i32 %p_16_0_42, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 87), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3704" st_id="251" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2247" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:625  %max_ret_43 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_88, i32 %tempData_data_load_88, i32 %tempData_priority_load_89, i32 %tempData_data_load_89)

]]></node>
<StgValue><ssdm name="max_ret_43"/></StgValue>
</operation>

<operation id="3705" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2248" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:626  %p_05_0_43 = extractvalue { i32, i32 } %max_ret_43, 0

]]></node>
<StgValue><ssdm name="p_05_0_43"/></StgValue>
</operation>

<operation id="3706" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2249" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:627  %p_16_0_43 = extractvalue { i32, i32 } %max_ret_43, 1

]]></node>
<StgValue><ssdm name="p_16_0_43"/></StgValue>
</operation>

<operation id="3707" st_id="251" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:639  %max_ret_44 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_90, i32 %tempData_data_load_90, i32 %tempData_priority_load_91, i32 %tempData_data_load_91)

]]></node>
<StgValue><ssdm name="max_ret_44"/></StgValue>
</operation>

<operation id="3708" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2262" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:640  %p_05_0_44 = extractvalue { i32, i32 } %max_ret_44, 0

]]></node>
<StgValue><ssdm name="p_05_0_44"/></StgValue>
</operation>

<operation id="3709" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2263" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:641  %p_16_0_44 = extractvalue { i32, i32 } %max_ret_44, 1

]]></node>
<StgValue><ssdm name="p_16_0_44"/></StgValue>
</operation>

<operation id="3710" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2280" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:658  %tempData_priority_load_94 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_94"/></StgValue>
</operation>

<operation id="3711" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2281" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:659  %tempData_data_load_94 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_94"/></StgValue>
</operation>

<operation id="3712" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2282" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:660  %tempData_priority_load_95 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_95"/></StgValue>
</operation>

<operation id="3713" st_id="251" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2283" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:661  %tempData_data_load_95 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_95"/></StgValue>
</operation>

<operation id="3714" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2294" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:672  %tempData_priority_load_96 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_96"/></StgValue>
</operation>

<operation id="3715" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2295" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:673  %tempData_data_load_96 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_96"/></StgValue>
</operation>

<operation id="3716" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2296" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:674  %tempData_priority_load_97 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_97"/></StgValue>
</operation>

<operation id="3717" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2297" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:675  %tempData_data_load_97 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_97"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3718" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:315  store i32 %p_0_0_21, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3719" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:316  store i32 %p_1_0_21, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 44), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3720" st_id="252" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:326  %min_ret_22 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_46, i32 %tempData_data_load_46, i32 %tempData_priority_load_47, i32 %tempData_data_load_47)

]]></node>
<StgValue><ssdm name="min_ret_22"/></StgValue>
</operation>

<operation id="3721" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:628  store i32 %p_05_0_43, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3722" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:629  store i32 %p_16_0_43, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 89), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3723" st_id="252" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:653  %max_ret_45 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_92, i32 %tempData_data_load_92, i32 %tempData_priority_load_93, i32 %tempData_data_load_93)

]]></node>
<StgValue><ssdm name="max_ret_45"/></StgValue>
</operation>

<operation id="3724" st_id="252" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:667  %max_ret_46 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_94, i32 %tempData_data_load_94, i32 %tempData_priority_load_95, i32 %tempData_data_load_95)

]]></node>
<StgValue><ssdm name="max_ret_46"/></StgValue>
</operation>

<operation id="3725" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2294" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:672  %tempData_priority_load_96 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_96"/></StgValue>
</operation>

<operation id="3726" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2295" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:673  %tempData_data_load_96 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_96"/></StgValue>
</operation>

<operation id="3727" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2296" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:674  %tempData_priority_load_97 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_97"/></StgValue>
</operation>

<operation id="3728" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2297" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:675  %tempData_data_load_97 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_97"/></StgValue>
</operation>

<operation id="3729" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2308" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:686  %tempData_priority_load_98 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_98"/></StgValue>
</operation>

<operation id="3730" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2309" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:687  %tempData_data_load_98 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_98"/></StgValue>
</operation>

<operation id="3731" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2310" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:688  %tempData_priority_load_99 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_99"/></StgValue>
</operation>

<operation id="3732" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2311" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:689  %tempData_data_load_99 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_99"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3733" st_id="253" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:326  %min_ret_22 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_46, i32 %tempData_data_load_46, i32 %tempData_priority_load_47, i32 %tempData_data_load_47)

]]></node>
<StgValue><ssdm name="min_ret_22"/></StgValue>
</operation>

<operation id="3734" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1949" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:327  %p_0_0_22 = extractvalue { i32, i32 } %min_ret_22, 0

]]></node>
<StgValue><ssdm name="p_0_0_22"/></StgValue>
</operation>

<operation id="3735" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:328  %p_1_0_22 = extractvalue { i32, i32 } %min_ret_22, 1

]]></node>
<StgValue><ssdm name="p_1_0_22"/></StgValue>
</operation>

<operation id="3736" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:642  store i32 %p_05_0_44, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3737" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:643  store i32 %p_16_0_44, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 91), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3738" st_id="253" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:653  %max_ret_45 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_92, i32 %tempData_data_load_92, i32 %tempData_priority_load_93, i32 %tempData_data_load_93)

]]></node>
<StgValue><ssdm name="max_ret_45"/></StgValue>
</operation>

<operation id="3739" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2276" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:654  %p_05_0_45 = extractvalue { i32, i32 } %max_ret_45, 0

]]></node>
<StgValue><ssdm name="p_05_0_45"/></StgValue>
</operation>

<operation id="3740" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2277" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:655  %p_16_0_45 = extractvalue { i32, i32 } %max_ret_45, 1

]]></node>
<StgValue><ssdm name="p_16_0_45"/></StgValue>
</operation>

<operation id="3741" st_id="253" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:667  %max_ret_46 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_94, i32 %tempData_data_load_94, i32 %tempData_priority_load_95, i32 %tempData_data_load_95)

]]></node>
<StgValue><ssdm name="max_ret_46"/></StgValue>
</operation>

<operation id="3742" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2290" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:668  %p_05_0_46 = extractvalue { i32, i32 } %max_ret_46, 0

]]></node>
<StgValue><ssdm name="p_05_0_46"/></StgValue>
</operation>

<operation id="3743" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2291" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:669  %p_16_0_46 = extractvalue { i32, i32 } %max_ret_46, 1

]]></node>
<StgValue><ssdm name="p_16_0_46"/></StgValue>
</operation>

<operation id="3744" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2308" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:686  %tempData_priority_load_98 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_98"/></StgValue>
</operation>

<operation id="3745" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2309" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:687  %tempData_data_load_98 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_98"/></StgValue>
</operation>

<operation id="3746" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2310" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:688  %tempData_priority_load_99 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_99"/></StgValue>
</operation>

<operation id="3747" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2311" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:689  %tempData_data_load_99 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_99"/></StgValue>
</operation>

<operation id="3748" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2322" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:700  %tempData_priority_load_100 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_100"/></StgValue>
</operation>

<operation id="3749" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2323" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:701  %tempData_data_load_100 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_100"/></StgValue>
</operation>

<operation id="3750" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2324" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:702  %tempData_priority_load_101 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_101"/></StgValue>
</operation>

<operation id="3751" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2325" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:703  %tempData_data_load_101 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_101"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3752" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:329  store i32 %p_0_0_22, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3753" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:330  store i32 %p_1_0_22, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 46), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3754" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:340  %min_ret_23 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_48, i32 %tempData_data_load_48, i32 %tempData_priority_load_49, i32 %tempData_data_load_49)

]]></node>
<StgValue><ssdm name="min_ret_23"/></StgValue>
</operation>

<operation id="3755" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:656  store i32 %p_05_0_45, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3756" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:657  store i32 %p_16_0_45, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 93), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3757" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:681  %max_ret_47 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_96, i32 %tempData_data_load_96, i32 %tempData_priority_load_97, i32 %tempData_data_load_97)

]]></node>
<StgValue><ssdm name="max_ret_47"/></StgValue>
</operation>

<operation id="3758" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:695  %max_ret_48 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_98, i32 %tempData_data_load_98, i32 %tempData_priority_load_99, i32 %tempData_data_load_99)

]]></node>
<StgValue><ssdm name="max_ret_48"/></StgValue>
</operation>

<operation id="3759" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2322" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:700  %tempData_priority_load_100 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_100"/></StgValue>
</operation>

<operation id="3760" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2323" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:701  %tempData_data_load_100 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_100"/></StgValue>
</operation>

<operation id="3761" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2324" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:702  %tempData_priority_load_101 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_101"/></StgValue>
</operation>

<operation id="3762" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2325" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:703  %tempData_data_load_101 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_101"/></StgValue>
</operation>

<operation id="3763" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2336" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:714  %tempData_priority_load_102 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_102"/></StgValue>
</operation>

<operation id="3764" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2337" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:715  %tempData_data_load_102 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_102"/></StgValue>
</operation>

<operation id="3765" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:716  %tempData_priority_load_103 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_103"/></StgValue>
</operation>

<operation id="3766" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2339" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:717  %tempData_data_load_103 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_103"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3767" st_id="255" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:340  %min_ret_23 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_48, i32 %tempData_data_load_48, i32 %tempData_priority_load_49, i32 %tempData_data_load_49)

]]></node>
<StgValue><ssdm name="min_ret_23"/></StgValue>
</operation>

<operation id="3768" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:341  %p_0_0_23 = extractvalue { i32, i32 } %min_ret_23, 0

]]></node>
<StgValue><ssdm name="p_0_0_23"/></StgValue>
</operation>

<operation id="3769" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:342  %p_1_0_23 = extractvalue { i32, i32 } %min_ret_23, 1

]]></node>
<StgValue><ssdm name="p_1_0_23"/></StgValue>
</operation>

<operation id="3770" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:670  store i32 %p_05_0_46, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3771" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:671  store i32 %p_16_0_46, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 95), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3772" st_id="255" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:681  %max_ret_47 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_96, i32 %tempData_data_load_96, i32 %tempData_priority_load_97, i32 %tempData_data_load_97)

]]></node>
<StgValue><ssdm name="max_ret_47"/></StgValue>
</operation>

<operation id="3773" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2304" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:682  %p_05_0_47 = extractvalue { i32, i32 } %max_ret_47, 0

]]></node>
<StgValue><ssdm name="p_05_0_47"/></StgValue>
</operation>

<operation id="3774" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:683  %p_16_0_47 = extractvalue { i32, i32 } %max_ret_47, 1

]]></node>
<StgValue><ssdm name="p_16_0_47"/></StgValue>
</operation>

<operation id="3775" st_id="255" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:695  %max_ret_48 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_98, i32 %tempData_data_load_98, i32 %tempData_priority_load_99, i32 %tempData_data_load_99)

]]></node>
<StgValue><ssdm name="max_ret_48"/></StgValue>
</operation>

<operation id="3776" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2318" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:696  %p_05_0_48 = extractvalue { i32, i32 } %max_ret_48, 0

]]></node>
<StgValue><ssdm name="p_05_0_48"/></StgValue>
</operation>

<operation id="3777" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2319" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:697  %p_16_0_48 = extractvalue { i32, i32 } %max_ret_48, 1

]]></node>
<StgValue><ssdm name="p_16_0_48"/></StgValue>
</operation>

<operation id="3778" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2336" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:714  %tempData_priority_load_102 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_102"/></StgValue>
</operation>

<operation id="3779" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2337" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:715  %tempData_data_load_102 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_102"/></StgValue>
</operation>

<operation id="3780" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:716  %tempData_priority_load_103 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_103"/></StgValue>
</operation>

<operation id="3781" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2339" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:717  %tempData_data_load_103 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_103"/></StgValue>
</operation>

<operation id="3782" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2350" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:728  %tempData_priority_load_104 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_104"/></StgValue>
</operation>

<operation id="3783" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2351" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:729  %tempData_data_load_104 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_104"/></StgValue>
</operation>

<operation id="3784" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2352" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:730  %tempData_priority_load_105 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_105"/></StgValue>
</operation>

<operation id="3785" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2353" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:731  %tempData_data_load_105 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_105"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3786" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:343  store i32 %p_0_0_23, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3787" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:344  store i32 %p_1_0_23, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 48), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3788" st_id="256" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:354  %min_ret_24 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_50, i32 %tempData_data_load_50, i32 %tempData_priority_load_51, i32 %tempData_data_load_51)

]]></node>
<StgValue><ssdm name="min_ret_24"/></StgValue>
</operation>

<operation id="3789" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:684  store i32 %p_05_0_47, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3790" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2307" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:685  store i32 %p_16_0_47, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 97), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3791" st_id="256" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:709  %max_ret_49 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_100, i32 %tempData_data_load_100, i32 %tempData_priority_load_101, i32 %tempData_data_load_101)

]]></node>
<StgValue><ssdm name="max_ret_49"/></StgValue>
</operation>

<operation id="3792" st_id="256" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:723  %max_ret_50 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_102, i32 %tempData_data_load_102, i32 %tempData_priority_load_103, i32 %tempData_data_load_103)

]]></node>
<StgValue><ssdm name="max_ret_50"/></StgValue>
</operation>

<operation id="3793" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2350" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:728  %tempData_priority_load_104 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_104"/></StgValue>
</operation>

<operation id="3794" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2351" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:729  %tempData_data_load_104 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_104"/></StgValue>
</operation>

<operation id="3795" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2352" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:730  %tempData_priority_load_105 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_105"/></StgValue>
</operation>

<operation id="3796" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2353" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:731  %tempData_data_load_105 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_105"/></StgValue>
</operation>

<operation id="3797" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2364" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:742  %tempData_priority_load_106 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_106"/></StgValue>
</operation>

<operation id="3798" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2365" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:743  %tempData_data_load_106 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_106"/></StgValue>
</operation>

<operation id="3799" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2366" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:744  %tempData_priority_load_107 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_107"/></StgValue>
</operation>

<operation id="3800" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2367" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:745  %tempData_data_load_107 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_107"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3801" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:354  %min_ret_24 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_50, i32 %tempData_data_load_50, i32 %tempData_priority_load_51, i32 %tempData_data_load_51)

]]></node>
<StgValue><ssdm name="min_ret_24"/></StgValue>
</operation>

<operation id="3802" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:355  %p_0_0_24 = extractvalue { i32, i32 } %min_ret_24, 0

]]></node>
<StgValue><ssdm name="p_0_0_24"/></StgValue>
</operation>

<operation id="3803" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:356  %p_1_0_24 = extractvalue { i32, i32 } %min_ret_24, 1

]]></node>
<StgValue><ssdm name="p_1_0_24"/></StgValue>
</operation>

<operation id="3804" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:698  store i32 %p_05_0_48, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3805" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:699  store i32 %p_16_0_48, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 99), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3806" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:709  %max_ret_49 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_100, i32 %tempData_data_load_100, i32 %tempData_priority_load_101, i32 %tempData_data_load_101)

]]></node>
<StgValue><ssdm name="max_ret_49"/></StgValue>
</operation>

<operation id="3807" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2332" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:710  %p_05_0_49 = extractvalue { i32, i32 } %max_ret_49, 0

]]></node>
<StgValue><ssdm name="p_05_0_49"/></StgValue>
</operation>

<operation id="3808" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2333" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:711  %p_16_0_49 = extractvalue { i32, i32 } %max_ret_49, 1

]]></node>
<StgValue><ssdm name="p_16_0_49"/></StgValue>
</operation>

<operation id="3809" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:723  %max_ret_50 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_102, i32 %tempData_data_load_102, i32 %tempData_priority_load_103, i32 %tempData_data_load_103)

]]></node>
<StgValue><ssdm name="max_ret_50"/></StgValue>
</operation>

<operation id="3810" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2346" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:724  %p_05_0_50 = extractvalue { i32, i32 } %max_ret_50, 0

]]></node>
<StgValue><ssdm name="p_05_0_50"/></StgValue>
</operation>

<operation id="3811" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2347" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:725  %p_16_0_50 = extractvalue { i32, i32 } %max_ret_50, 1

]]></node>
<StgValue><ssdm name="p_16_0_50"/></StgValue>
</operation>

<operation id="3812" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2364" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:742  %tempData_priority_load_106 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_106"/></StgValue>
</operation>

<operation id="3813" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2365" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:743  %tempData_data_load_106 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_106"/></StgValue>
</operation>

<operation id="3814" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2366" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:744  %tempData_priority_load_107 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_107"/></StgValue>
</operation>

<operation id="3815" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2367" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:745  %tempData_data_load_107 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_107"/></StgValue>
</operation>

<operation id="3816" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2378" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:756  %tempData_priority_load_108 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_108"/></StgValue>
</operation>

<operation id="3817" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2379" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:757  %tempData_data_load_108 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_108"/></StgValue>
</operation>

<operation id="3818" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2380" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:758  %tempData_priority_load_109 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_109"/></StgValue>
</operation>

<operation id="3819" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2381" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:759  %tempData_data_load_109 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_109"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3820" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:357  store i32 %p_0_0_24, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3821" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:358  store i32 %p_1_0_24, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 50), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3822" st_id="258" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:368  %min_ret_25 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_52, i32 %tempData_data_load_52, i32 %tempData_priority_load_53, i32 %tempData_data_load_53)

]]></node>
<StgValue><ssdm name="min_ret_25"/></StgValue>
</operation>

<operation id="3823" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:712  store i32 %p_05_0_49, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3824" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:713  store i32 %p_16_0_49, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 101), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3825" st_id="258" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:737  %max_ret_51 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_104, i32 %tempData_data_load_104, i32 %tempData_priority_load_105, i32 %tempData_data_load_105)

]]></node>
<StgValue><ssdm name="max_ret_51"/></StgValue>
</operation>

<operation id="3826" st_id="258" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:751  %max_ret_52 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_106, i32 %tempData_data_load_106, i32 %tempData_priority_load_107, i32 %tempData_data_load_107)

]]></node>
<StgValue><ssdm name="max_ret_52"/></StgValue>
</operation>

<operation id="3827" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2378" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:756  %tempData_priority_load_108 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_108"/></StgValue>
</operation>

<operation id="3828" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2379" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:757  %tempData_data_load_108 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_108"/></StgValue>
</operation>

<operation id="3829" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2380" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:758  %tempData_priority_load_109 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_109"/></StgValue>
</operation>

<operation id="3830" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2381" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:759  %tempData_data_load_109 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_109"/></StgValue>
</operation>

<operation id="3831" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2392" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:770  %tempData_priority_load_110 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_110"/></StgValue>
</operation>

<operation id="3832" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:771  %tempData_data_load_110 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_110"/></StgValue>
</operation>

<operation id="3833" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:772  %tempData_priority_load_111 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_111"/></StgValue>
</operation>

<operation id="3834" st_id="258" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2395" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:773  %tempData_data_load_111 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_111"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3835" st_id="259" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:368  %min_ret_25 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_52, i32 %tempData_data_load_52, i32 %tempData_priority_load_53, i32 %tempData_data_load_53)

]]></node>
<StgValue><ssdm name="min_ret_25"/></StgValue>
</operation>

<operation id="3836" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:369  %p_0_0_25 = extractvalue { i32, i32 } %min_ret_25, 0

]]></node>
<StgValue><ssdm name="p_0_0_25"/></StgValue>
</operation>

<operation id="3837" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:370  %p_1_0_25 = extractvalue { i32, i32 } %min_ret_25, 1

]]></node>
<StgValue><ssdm name="p_1_0_25"/></StgValue>
</operation>

<operation id="3838" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:726  store i32 %p_05_0_50, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3839" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:727  store i32 %p_16_0_50, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 103), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3840" st_id="259" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:737  %max_ret_51 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_104, i32 %tempData_data_load_104, i32 %tempData_priority_load_105, i32 %tempData_data_load_105)

]]></node>
<StgValue><ssdm name="max_ret_51"/></StgValue>
</operation>

<operation id="3841" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2360" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:738  %p_05_0_51 = extractvalue { i32, i32 } %max_ret_51, 0

]]></node>
<StgValue><ssdm name="p_05_0_51"/></StgValue>
</operation>

<operation id="3842" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2361" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:739  %p_16_0_51 = extractvalue { i32, i32 } %max_ret_51, 1

]]></node>
<StgValue><ssdm name="p_16_0_51"/></StgValue>
</operation>

<operation id="3843" st_id="259" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:751  %max_ret_52 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_106, i32 %tempData_data_load_106, i32 %tempData_priority_load_107, i32 %tempData_data_load_107)

]]></node>
<StgValue><ssdm name="max_ret_52"/></StgValue>
</operation>

<operation id="3844" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2374" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:752  %p_05_0_52 = extractvalue { i32, i32 } %max_ret_52, 0

]]></node>
<StgValue><ssdm name="p_05_0_52"/></StgValue>
</operation>

<operation id="3845" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:753  %p_16_0_52 = extractvalue { i32, i32 } %max_ret_52, 1

]]></node>
<StgValue><ssdm name="p_16_0_52"/></StgValue>
</operation>

<operation id="3846" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2392" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:770  %tempData_priority_load_110 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_110"/></StgValue>
</operation>

<operation id="3847" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:771  %tempData_data_load_110 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_110"/></StgValue>
</operation>

<operation id="3848" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:772  %tempData_priority_load_111 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_111"/></StgValue>
</operation>

<operation id="3849" st_id="259" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2395" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:773  %tempData_data_load_111 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_111"/></StgValue>
</operation>

<operation id="3850" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2406" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:784  %tempData_priority_load_112 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_112"/></StgValue>
</operation>

<operation id="3851" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2407" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:785  %tempData_data_load_112 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_112"/></StgValue>
</operation>

<operation id="3852" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2408" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:786  %tempData_priority_load_113 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_113"/></StgValue>
</operation>

<operation id="3853" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2409" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:787  %tempData_data_load_113 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_113"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3854" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:371  store i32 %p_0_0_25, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3855" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:372  store i32 %p_1_0_25, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 52), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3856" st_id="260" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:382  %min_ret_26 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_54, i32 %tempData_data_load_54, i32 %tempData_priority_load_55, i32 %tempData_data_load_55)

]]></node>
<StgValue><ssdm name="min_ret_26"/></StgValue>
</operation>

<operation id="3857" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:740  store i32 %p_05_0_51, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3858" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2363" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:741  store i32 %p_16_0_51, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 105), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3859" st_id="260" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2387" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:765  %max_ret_53 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_108, i32 %tempData_data_load_108, i32 %tempData_priority_load_109, i32 %tempData_data_load_109)

]]></node>
<StgValue><ssdm name="max_ret_53"/></StgValue>
</operation>

<operation id="3860" st_id="260" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2401" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:779  %max_ret_54 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_110, i32 %tempData_data_load_110, i32 %tempData_priority_load_111, i32 %tempData_data_load_111)

]]></node>
<StgValue><ssdm name="max_ret_54"/></StgValue>
</operation>

<operation id="3861" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2406" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:784  %tempData_priority_load_112 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_112"/></StgValue>
</operation>

<operation id="3862" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2407" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:785  %tempData_data_load_112 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_112"/></StgValue>
</operation>

<operation id="3863" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2408" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:786  %tempData_priority_load_113 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_113"/></StgValue>
</operation>

<operation id="3864" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2409" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:787  %tempData_data_load_113 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_113"/></StgValue>
</operation>

<operation id="3865" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2420" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:798  %tempData_priority_load_114 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_114"/></StgValue>
</operation>

<operation id="3866" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2421" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:799  %tempData_data_load_114 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_114"/></StgValue>
</operation>

<operation id="3867" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2422" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:800  %tempData_priority_load_115 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_115"/></StgValue>
</operation>

<operation id="3868" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2423" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:801  %tempData_data_load_115 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_115"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3869" st_id="261" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:382  %min_ret_26 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_54, i32 %tempData_data_load_54, i32 %tempData_priority_load_55, i32 %tempData_data_load_55)

]]></node>
<StgValue><ssdm name="min_ret_26"/></StgValue>
</operation>

<operation id="3870" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:383  %p_0_0_26 = extractvalue { i32, i32 } %min_ret_26, 0

]]></node>
<StgValue><ssdm name="p_0_0_26"/></StgValue>
</operation>

<operation id="3871" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:384  %p_1_0_26 = extractvalue { i32, i32 } %min_ret_26, 1

]]></node>
<StgValue><ssdm name="p_1_0_26"/></StgValue>
</operation>

<operation id="3872" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:754  store i32 %p_05_0_52, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3873" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2377" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:755  store i32 %p_16_0_52, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 107), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3874" st_id="261" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2387" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:765  %max_ret_53 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_108, i32 %tempData_data_load_108, i32 %tempData_priority_load_109, i32 %tempData_data_load_109)

]]></node>
<StgValue><ssdm name="max_ret_53"/></StgValue>
</operation>

<operation id="3875" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2388" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:766  %p_05_0_53 = extractvalue { i32, i32 } %max_ret_53, 0

]]></node>
<StgValue><ssdm name="p_05_0_53"/></StgValue>
</operation>

<operation id="3876" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2389" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:767  %p_16_0_53 = extractvalue { i32, i32 } %max_ret_53, 1

]]></node>
<StgValue><ssdm name="p_16_0_53"/></StgValue>
</operation>

<operation id="3877" st_id="261" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2401" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:779  %max_ret_54 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_110, i32 %tempData_data_load_110, i32 %tempData_priority_load_111, i32 %tempData_data_load_111)

]]></node>
<StgValue><ssdm name="max_ret_54"/></StgValue>
</operation>

<operation id="3878" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2402" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:780  %p_05_0_54 = extractvalue { i32, i32 } %max_ret_54, 0

]]></node>
<StgValue><ssdm name="p_05_0_54"/></StgValue>
</operation>

<operation id="3879" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2403" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:781  %p_16_0_54 = extractvalue { i32, i32 } %max_ret_54, 1

]]></node>
<StgValue><ssdm name="p_16_0_54"/></StgValue>
</operation>

<operation id="3880" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2420" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:798  %tempData_priority_load_114 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_114"/></StgValue>
</operation>

<operation id="3881" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2421" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:799  %tempData_data_load_114 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_114"/></StgValue>
</operation>

<operation id="3882" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2422" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:800  %tempData_priority_load_115 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_115"/></StgValue>
</operation>

<operation id="3883" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2423" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:801  %tempData_data_load_115 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_115"/></StgValue>
</operation>

<operation id="3884" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2434" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:812  %tempData_priority_load_116 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_116"/></StgValue>
</operation>

<operation id="3885" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2435" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:813  %tempData_data_load_116 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_116"/></StgValue>
</operation>

<operation id="3886" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:814  %tempData_priority_load_117 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_117"/></StgValue>
</operation>

<operation id="3887" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:815  %tempData_data_load_117 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_117"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3888" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:385  store i32 %p_0_0_26, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3889" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:386  store i32 %p_1_0_26, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 54), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3890" st_id="262" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:396  %min_ret_27 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_56, i32 %tempData_data_load_56, i32 %tempData_priority_load_57, i32 %tempData_data_load_57)

]]></node>
<StgValue><ssdm name="min_ret_27"/></StgValue>
</operation>

<operation id="3891" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:768  store i32 %p_05_0_53, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3892" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2391" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:769  store i32 %p_16_0_53, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 109), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3893" st_id="262" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:793  %max_ret_55 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_112, i32 %tempData_data_load_112, i32 %tempData_priority_load_113, i32 %tempData_data_load_113)

]]></node>
<StgValue><ssdm name="max_ret_55"/></StgValue>
</operation>

<operation id="3894" st_id="262" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2429" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:807  %max_ret_56 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_114, i32 %tempData_data_load_114, i32 %tempData_priority_load_115, i32 %tempData_data_load_115)

]]></node>
<StgValue><ssdm name="max_ret_56"/></StgValue>
</operation>

<operation id="3895" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2434" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:812  %tempData_priority_load_116 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_116"/></StgValue>
</operation>

<operation id="3896" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2435" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:813  %tempData_data_load_116 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_116"/></StgValue>
</operation>

<operation id="3897" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:814  %tempData_priority_load_117 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_117"/></StgValue>
</operation>

<operation id="3898" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:815  %tempData_data_load_117 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_117"/></StgValue>
</operation>

<operation id="3899" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2448" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:826  %tempData_priority_load_118 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_118"/></StgValue>
</operation>

<operation id="3900" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2449" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:827  %tempData_data_load_118 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_118"/></StgValue>
</operation>

<operation id="3901" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2450" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:828  %tempData_priority_load_119 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_119"/></StgValue>
</operation>

<operation id="3902" st_id="262" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:829  %tempData_data_load_119 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_119"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3903" st_id="263" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:396  %min_ret_27 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_56, i32 %tempData_data_load_56, i32 %tempData_priority_load_57, i32 %tempData_data_load_57)

]]></node>
<StgValue><ssdm name="min_ret_27"/></StgValue>
</operation>

<operation id="3904" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:397  %p_0_0_27 = extractvalue { i32, i32 } %min_ret_27, 0

]]></node>
<StgValue><ssdm name="p_0_0_27"/></StgValue>
</operation>

<operation id="3905" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:398  %p_1_0_27 = extractvalue { i32, i32 } %min_ret_27, 1

]]></node>
<StgValue><ssdm name="p_1_0_27"/></StgValue>
</operation>

<operation id="3906" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:782  store i32 %p_05_0_54, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3907" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2405" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:783  store i32 %p_16_0_54, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 111), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3908" st_id="263" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:793  %max_ret_55 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_112, i32 %tempData_data_load_112, i32 %tempData_priority_load_113, i32 %tempData_data_load_113)

]]></node>
<StgValue><ssdm name="max_ret_55"/></StgValue>
</operation>

<operation id="3909" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2416" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:794  %p_05_0_55 = extractvalue { i32, i32 } %max_ret_55, 0

]]></node>
<StgValue><ssdm name="p_05_0_55"/></StgValue>
</operation>

<operation id="3910" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2417" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:795  %p_16_0_55 = extractvalue { i32, i32 } %max_ret_55, 1

]]></node>
<StgValue><ssdm name="p_16_0_55"/></StgValue>
</operation>

<operation id="3911" st_id="263" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2429" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:807  %max_ret_56 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_114, i32 %tempData_data_load_114, i32 %tempData_priority_load_115, i32 %tempData_data_load_115)

]]></node>
<StgValue><ssdm name="max_ret_56"/></StgValue>
</operation>

<operation id="3912" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2430" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:808  %p_05_0_56 = extractvalue { i32, i32 } %max_ret_56, 0

]]></node>
<StgValue><ssdm name="p_05_0_56"/></StgValue>
</operation>

<operation id="3913" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2431" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:809  %p_16_0_56 = extractvalue { i32, i32 } %max_ret_56, 1

]]></node>
<StgValue><ssdm name="p_16_0_56"/></StgValue>
</operation>

<operation id="3914" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2448" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:826  %tempData_priority_load_118 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_118"/></StgValue>
</operation>

<operation id="3915" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2449" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:827  %tempData_data_load_118 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_118"/></StgValue>
</operation>

<operation id="3916" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2450" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:828  %tempData_priority_load_119 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_119"/></StgValue>
</operation>

<operation id="3917" st_id="263" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:829  %tempData_data_load_119 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_119"/></StgValue>
</operation>

<operation id="3918" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2462" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:840  %tempData_priority_load_120 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_120"/></StgValue>
</operation>

<operation id="3919" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:841  %tempData_data_load_120 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_120"/></StgValue>
</operation>

<operation id="3920" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2464" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:842  %tempData_priority_load_121 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_121"/></StgValue>
</operation>

<operation id="3921" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2465" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:843  %tempData_data_load_121 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_121"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3922" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:399  store i32 %p_0_0_27, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3923" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:400  store i32 %p_1_0_27, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 56), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3924" st_id="264" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2032" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:410  %min_ret_28 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_58, i32 %tempData_data_load_58, i32 %tempData_priority_load_59, i32 %tempData_data_load_59)

]]></node>
<StgValue><ssdm name="min_ret_28"/></StgValue>
</operation>

<operation id="3925" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:796  store i32 %p_05_0_55, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3926" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2419" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:797  store i32 %p_16_0_55, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 113), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3927" st_id="264" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:821  %max_ret_57 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_116, i32 %tempData_data_load_116, i32 %tempData_priority_load_117, i32 %tempData_data_load_117)

]]></node>
<StgValue><ssdm name="max_ret_57"/></StgValue>
</operation>

<operation id="3928" st_id="264" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:835  %max_ret_58 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_118, i32 %tempData_data_load_118, i32 %tempData_priority_load_119, i32 %tempData_data_load_119)

]]></node>
<StgValue><ssdm name="max_ret_58"/></StgValue>
</operation>

<operation id="3929" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2462" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:840  %tempData_priority_load_120 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_120"/></StgValue>
</operation>

<operation id="3930" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:841  %tempData_data_load_120 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_120"/></StgValue>
</operation>

<operation id="3931" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2464" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:842  %tempData_priority_load_121 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_121"/></StgValue>
</operation>

<operation id="3932" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2465" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:843  %tempData_data_load_121 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_121"/></StgValue>
</operation>

<operation id="3933" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2476" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:854  %tempData_priority_load_122 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_122"/></StgValue>
</operation>

<operation id="3934" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2477" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:855  %tempData_data_load_122 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_122"/></StgValue>
</operation>

<operation id="3935" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2478" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:856  %tempData_priority_load_123 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_123"/></StgValue>
</operation>

<operation id="3936" st_id="264" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2479" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:857  %tempData_data_load_123 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_123"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3937" st_id="265" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2032" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:410  %min_ret_28 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_58, i32 %tempData_data_load_58, i32 %tempData_priority_load_59, i32 %tempData_data_load_59)

]]></node>
<StgValue><ssdm name="min_ret_28"/></StgValue>
</operation>

<operation id="3938" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2033" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:411  %p_0_0_28 = extractvalue { i32, i32 } %min_ret_28, 0

]]></node>
<StgValue><ssdm name="p_0_0_28"/></StgValue>
</operation>

<operation id="3939" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2034" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:412  %p_1_0_28 = extractvalue { i32, i32 } %min_ret_28, 1

]]></node>
<StgValue><ssdm name="p_1_0_28"/></StgValue>
</operation>

<operation id="3940" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:810  store i32 %p_05_0_56, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3941" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2433" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:811  store i32 %p_16_0_56, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 115), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3942" st_id="265" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:821  %max_ret_57 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_116, i32 %tempData_data_load_116, i32 %tempData_priority_load_117, i32 %tempData_data_load_117)

]]></node>
<StgValue><ssdm name="max_ret_57"/></StgValue>
</operation>

<operation id="3943" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2444" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:822  %p_05_0_57 = extractvalue { i32, i32 } %max_ret_57, 0

]]></node>
<StgValue><ssdm name="p_05_0_57"/></StgValue>
</operation>

<operation id="3944" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:823  %p_16_0_57 = extractvalue { i32, i32 } %max_ret_57, 1

]]></node>
<StgValue><ssdm name="p_16_0_57"/></StgValue>
</operation>

<operation id="3945" st_id="265" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:835  %max_ret_58 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_118, i32 %tempData_data_load_118, i32 %tempData_priority_load_119, i32 %tempData_data_load_119)

]]></node>
<StgValue><ssdm name="max_ret_58"/></StgValue>
</operation>

<operation id="3946" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2458" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:836  %p_05_0_58 = extractvalue { i32, i32 } %max_ret_58, 0

]]></node>
<StgValue><ssdm name="p_05_0_58"/></StgValue>
</operation>

<operation id="3947" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:837  %p_16_0_58 = extractvalue { i32, i32 } %max_ret_58, 1

]]></node>
<StgValue><ssdm name="p_16_0_58"/></StgValue>
</operation>

<operation id="3948" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2476" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:854  %tempData_priority_load_122 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_122"/></StgValue>
</operation>

<operation id="3949" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2477" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:855  %tempData_data_load_122 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_122"/></StgValue>
</operation>

<operation id="3950" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2478" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:856  %tempData_priority_load_123 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_123"/></StgValue>
</operation>

<operation id="3951" st_id="265" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2479" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:857  %tempData_data_load_123 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_123"/></StgValue>
</operation>

<operation id="3952" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2490" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:868  %tempData_priority_load_124 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_124"/></StgValue>
</operation>

<operation id="3953" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2491" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:869  %tempData_data_load_124 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_124"/></StgValue>
</operation>

<operation id="3954" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2492" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:870  %tempData_priority_load_125 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_125"/></StgValue>
</operation>

<operation id="3955" st_id="265" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:871  %tempData_data_load_125 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_125"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3956" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2035" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:413  store i32 %p_0_0_28, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3957" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2036" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:414  store i32 %p_1_0_28, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 58), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3958" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:424  %min_ret_29 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_60, i32 %tempData_data_load_60, i32 %tempData_priority_load_61, i32 %tempData_data_load_61)

]]></node>
<StgValue><ssdm name="min_ret_29"/></StgValue>
</operation>

<operation id="3959" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:824  store i32 %p_05_0_57, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3960" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2447" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:825  store i32 %p_16_0_57, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 117), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3961" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2471" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:849  %max_ret_59 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_120, i32 %tempData_data_load_120, i32 %tempData_priority_load_121, i32 %tempData_data_load_121)

]]></node>
<StgValue><ssdm name="max_ret_59"/></StgValue>
</operation>

<operation id="3962" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2485" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:863  %max_ret_60 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_122, i32 %tempData_data_load_122, i32 %tempData_priority_load_123, i32 %tempData_data_load_123)

]]></node>
<StgValue><ssdm name="max_ret_60"/></StgValue>
</operation>

<operation id="3963" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2490" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:868  %tempData_priority_load_124 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_124"/></StgValue>
</operation>

<operation id="3964" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2491" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:869  %tempData_data_load_124 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_124"/></StgValue>
</operation>

<operation id="3965" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2492" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:870  %tempData_priority_load_125 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_125"/></StgValue>
</operation>

<operation id="3966" st_id="266" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:871  %tempData_data_load_125 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_125"/></StgValue>
</operation>

<operation id="3967" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:882  %tempData_priority_load_126 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_126"/></StgValue>
</operation>

<operation id="3968" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:883  %tempData_data_load_126 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_126"/></StgValue>
</operation>

<operation id="3969" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2506" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:884  %tempData_priority_load_127 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_127"/></StgValue>
</operation>

<operation id="3970" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2507" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:885  %tempData_data_load_127 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_127"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3971" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:424  %min_ret_29 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_60, i32 %tempData_data_load_60, i32 %tempData_priority_load_61, i32 %tempData_data_load_61)

]]></node>
<StgValue><ssdm name="min_ret_29"/></StgValue>
</operation>

<operation id="3972" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:425  %p_0_0_29 = extractvalue { i32, i32 } %min_ret_29, 0

]]></node>
<StgValue><ssdm name="p_0_0_29"/></StgValue>
</operation>

<operation id="3973" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:426  %p_1_0_29 = extractvalue { i32, i32 } %min_ret_29, 1

]]></node>
<StgValue><ssdm name="p_1_0_29"/></StgValue>
</operation>

<operation id="3974" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2460" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:838  store i32 %p_05_0_58, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3975" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2461" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:839  store i32 %p_16_0_58, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 119), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3976" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2471" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:849  %max_ret_59 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_120, i32 %tempData_data_load_120, i32 %tempData_priority_load_121, i32 %tempData_data_load_121)

]]></node>
<StgValue><ssdm name="max_ret_59"/></StgValue>
</operation>

<operation id="3977" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2472" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:850  %p_05_0_59 = extractvalue { i32, i32 } %max_ret_59, 0

]]></node>
<StgValue><ssdm name="p_05_0_59"/></StgValue>
</operation>

<operation id="3978" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2473" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:851  %p_16_0_59 = extractvalue { i32, i32 } %max_ret_59, 1

]]></node>
<StgValue><ssdm name="p_16_0_59"/></StgValue>
</operation>

<operation id="3979" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2485" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:863  %max_ret_60 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_122, i32 %tempData_data_load_122, i32 %tempData_priority_load_123, i32 %tempData_data_load_123)

]]></node>
<StgValue><ssdm name="max_ret_60"/></StgValue>
</operation>

<operation id="3980" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2486" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:864  %p_05_0_60 = extractvalue { i32, i32 } %max_ret_60, 0

]]></node>
<StgValue><ssdm name="p_05_0_60"/></StgValue>
</operation>

<operation id="3981" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:865  %p_16_0_60 = extractvalue { i32, i32 } %max_ret_60, 1

]]></node>
<StgValue><ssdm name="p_16_0_60"/></StgValue>
</operation>

<operation id="3982" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:882  %tempData_priority_load_126 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_126"/></StgValue>
</operation>

<operation id="3983" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:883  %tempData_data_load_126 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_126"/></StgValue>
</operation>

<operation id="3984" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2506" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:884  %tempData_priority_load_127 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_127"/></StgValue>
</operation>

<operation id="3985" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2507" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:885  %tempData_data_load_127 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_127"/></StgValue>
</operation>

<operation id="3986" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2518" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:896  %tempData_priority_load_128 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_128"/></StgValue>
</operation>

<operation id="3987" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:897  %tempData_data_load_128 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_128"/></StgValue>
</operation>

<operation id="3988" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2520" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:898  %tempData_priority_load_129 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_129"/></StgValue>
</operation>

<operation id="3989" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2521" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:899  %tempData_data_load_129 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_129"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3990" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:427  store i32 %p_0_0_29, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3991" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:428  store i32 %p_1_0_29, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 60), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3992" st_id="268" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:438  %min_ret_30 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_62, i32 %tempData_data_load_62, i32 %tempData_priority_load_63, i32 %tempData_data_load_63)

]]></node>
<StgValue><ssdm name="min_ret_30"/></StgValue>
</operation>

<operation id="3993" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:852  store i32 %p_05_0_59, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3994" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:853  store i32 %p_16_0_59, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 121), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3995" st_id="268" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:877  %max_ret_61 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_124, i32 %tempData_data_load_124, i32 %tempData_priority_load_125, i32 %tempData_data_load_125)

]]></node>
<StgValue><ssdm name="max_ret_61"/></StgValue>
</operation>

<operation id="3996" st_id="268" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2513" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:891  %max_ret_62 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_126, i32 %tempData_data_load_126, i32 %tempData_priority_load_127, i32 %tempData_data_load_127)

]]></node>
<StgValue><ssdm name="max_ret_62"/></StgValue>
</operation>

<operation id="3997" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2518" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:896  %tempData_priority_load_128 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_128"/></StgValue>
</operation>

<operation id="3998" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:897  %tempData_data_load_128 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_128"/></StgValue>
</operation>

<operation id="3999" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2520" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:898  %tempData_priority_load_129 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_129"/></StgValue>
</operation>

<operation id="4000" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2521" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:899  %tempData_data_load_129 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_129"/></StgValue>
</operation>

<operation id="4001" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2532" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:910  %tempData_priority_load_130 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_130"/></StgValue>
</operation>

<operation id="4002" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2533" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:911  %tempData_data_load_130 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_130"/></StgValue>
</operation>

<operation id="4003" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2534" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:912  %tempData_priority_load_131 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_131"/></StgValue>
</operation>

<operation id="4004" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:913  %tempData_data_load_131 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_131"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4005" st_id="269" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:438  %min_ret_30 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_62, i32 %tempData_data_load_62, i32 %tempData_priority_load_63, i32 %tempData_data_load_63)

]]></node>
<StgValue><ssdm name="min_ret_30"/></StgValue>
</operation>

<operation id="4006" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:439  %p_0_0_30 = extractvalue { i32, i32 } %min_ret_30, 0

]]></node>
<StgValue><ssdm name="p_0_0_30"/></StgValue>
</operation>

<operation id="4007" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2062" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:440  %p_1_0_30 = extractvalue { i32, i32 } %min_ret_30, 1

]]></node>
<StgValue><ssdm name="p_1_0_30"/></StgValue>
</operation>

<operation id="4008" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2488" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:866  store i32 %p_05_0_60, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4009" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:867  store i32 %p_16_0_60, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 123), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4010" st_id="269" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:877  %max_ret_61 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_124, i32 %tempData_data_load_124, i32 %tempData_priority_load_125, i32 %tempData_data_load_125)

]]></node>
<StgValue><ssdm name="max_ret_61"/></StgValue>
</operation>

<operation id="4011" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2500" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:878  %p_05_0_61 = extractvalue { i32, i32 } %max_ret_61, 0

]]></node>
<StgValue><ssdm name="p_05_0_61"/></StgValue>
</operation>

<operation id="4012" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2501" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:879  %p_16_0_61 = extractvalue { i32, i32 } %max_ret_61, 1

]]></node>
<StgValue><ssdm name="p_16_0_61"/></StgValue>
</operation>

<operation id="4013" st_id="269" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2513" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:891  %max_ret_62 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_126, i32 %tempData_data_load_126, i32 %tempData_priority_load_127, i32 %tempData_data_load_127)

]]></node>
<StgValue><ssdm name="max_ret_62"/></StgValue>
</operation>

<operation id="4014" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2514" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:892  %p_05_0_62 = extractvalue { i32, i32 } %max_ret_62, 0

]]></node>
<StgValue><ssdm name="p_05_0_62"/></StgValue>
</operation>

<operation id="4015" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2515" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:893  %p_16_0_62 = extractvalue { i32, i32 } %max_ret_62, 1

]]></node>
<StgValue><ssdm name="p_16_0_62"/></StgValue>
</operation>

<operation id="4016" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2532" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:910  %tempData_priority_load_130 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_130"/></StgValue>
</operation>

<operation id="4017" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2533" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:911  %tempData_data_load_130 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_130"/></StgValue>
</operation>

<operation id="4018" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2534" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:912  %tempData_priority_load_131 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_131"/></StgValue>
</operation>

<operation id="4019" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:913  %tempData_data_load_131 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_131"/></StgValue>
</operation>

<operation id="4020" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:924  %tempData_priority_load_132 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_132"/></StgValue>
</operation>

<operation id="4021" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:925  %tempData_data_load_132 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_132"/></StgValue>
</operation>

<operation id="4022" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:926  %tempData_priority_load_133 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_133"/></StgValue>
</operation>

<operation id="4023" st_id="269" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2549" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:927  %tempData_data_load_133 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_133"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4024" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2063" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:441  store i32 %p_0_0_30, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4025" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2064" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:442  store i32 %p_1_0_30, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 62), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4026" st_id="270" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2074" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:452  %min_ret_31 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_64, i32 %tempData_data_load_64, i32 %tempData_priority_load_65, i32 %tempData_data_load_65)

]]></node>
<StgValue><ssdm name="min_ret_31"/></StgValue>
</operation>

<operation id="4027" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2502" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:880  store i32 %p_05_0_61, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4028" st_id="270" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:881  store i32 %p_16_0_61, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 125), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4029" st_id="270" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2527" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:905  %max_ret_63 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_128, i32 %tempData_data_load_128, i32 %tempData_priority_load_129, i32 %tempData_data_load_129)

]]></node>
<StgValue><ssdm name="max_ret_63"/></StgValue>
</operation>

<operation id="4030" st_id="270" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:919  %max_ret_64 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_130, i32 %tempData_data_load_130, i32 %tempData_priority_load_131, i32 %tempData_data_load_131)

]]></node>
<StgValue><ssdm name="max_ret_64"/></StgValue>
</operation>

<operation id="4031" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:924  %tempData_priority_load_132 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_132"/></StgValue>
</operation>

<operation id="4032" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:925  %tempData_data_load_132 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_132"/></StgValue>
</operation>

<operation id="4033" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:926  %tempData_priority_load_133 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_133"/></StgValue>
</operation>

<operation id="4034" st_id="270" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2549" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:927  %tempData_data_load_133 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_133"/></StgValue>
</operation>

<operation id="4035" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2560" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:938  %tempData_priority_load_134 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_134"/></StgValue>
</operation>

<operation id="4036" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2561" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:939  %tempData_data_load_134 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_134"/></StgValue>
</operation>

<operation id="4037" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2562" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:940  %tempData_priority_load_135 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_135"/></StgValue>
</operation>

<operation id="4038" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2563" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:941  %tempData_data_load_135 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_135"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4039" st_id="271" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2074" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:452  %min_ret_31 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_64, i32 %tempData_data_load_64, i32 %tempData_priority_load_65, i32 %tempData_data_load_65)

]]></node>
<StgValue><ssdm name="min_ret_31"/></StgValue>
</operation>

<operation id="4040" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:453  %p_0_0_31 = extractvalue { i32, i32 } %min_ret_31, 0

]]></node>
<StgValue><ssdm name="p_0_0_31"/></StgValue>
</operation>

<operation id="4041" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2076" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:454  %p_1_0_31 = extractvalue { i32, i32 } %min_ret_31, 1

]]></node>
<StgValue><ssdm name="p_1_0_31"/></StgValue>
</operation>

<operation id="4042" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2516" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:894  store i32 %p_05_0_62, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4043" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:895  store i32 %p_16_0_62, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 127), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4044" st_id="271" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2527" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:905  %max_ret_63 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_128, i32 %tempData_data_load_128, i32 %tempData_priority_load_129, i32 %tempData_data_load_129)

]]></node>
<StgValue><ssdm name="max_ret_63"/></StgValue>
</operation>

<operation id="4045" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2528" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:906  %p_05_0_63 = extractvalue { i32, i32 } %max_ret_63, 0

]]></node>
<StgValue><ssdm name="p_05_0_63"/></StgValue>
</operation>

<operation id="4046" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:907  %p_16_0_63 = extractvalue { i32, i32 } %max_ret_63, 1

]]></node>
<StgValue><ssdm name="p_16_0_63"/></StgValue>
</operation>

<operation id="4047" st_id="271" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:919  %max_ret_64 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_130, i32 %tempData_data_load_130, i32 %tempData_priority_load_131, i32 %tempData_data_load_131)

]]></node>
<StgValue><ssdm name="max_ret_64"/></StgValue>
</operation>

<operation id="4048" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2542" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:920  %p_05_0_64 = extractvalue { i32, i32 } %max_ret_64, 0

]]></node>
<StgValue><ssdm name="p_05_0_64"/></StgValue>
</operation>

<operation id="4049" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2543" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:921  %p_16_0_64 = extractvalue { i32, i32 } %max_ret_64, 1

]]></node>
<StgValue><ssdm name="p_16_0_64"/></StgValue>
</operation>

<operation id="4050" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2560" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:938  %tempData_priority_load_134 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_134"/></StgValue>
</operation>

<operation id="4051" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2561" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:939  %tempData_data_load_134 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_134"/></StgValue>
</operation>

<operation id="4052" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2562" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:940  %tempData_priority_load_135 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_135"/></StgValue>
</operation>

<operation id="4053" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2563" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:941  %tempData_data_load_135 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_135"/></StgValue>
</operation>

<operation id="4054" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2574" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:952  %tempData_priority_load_136 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_136"/></StgValue>
</operation>

<operation id="4055" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2575" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:953  %tempData_data_load_136 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_136"/></StgValue>
</operation>

<operation id="4056" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2576" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:954  %tempData_priority_load_137 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_137"/></StgValue>
</operation>

<operation id="4057" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:955  %tempData_data_load_137 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_137"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4058" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2077" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:455  store i32 %p_0_0_31, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4059" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2078" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:456  store i32 %p_1_0_31, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 64), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4060" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:466  %min_ret_32 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_66, i32 %tempData_data_load_66, i32 %tempData_priority_load_67, i32 %tempData_data_load_67)

]]></node>
<StgValue><ssdm name="min_ret_32"/></StgValue>
</operation>

<operation id="4061" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:908  store i32 %p_05_0_63, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4062" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2531" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:909  store i32 %p_16_0_63, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 129), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4063" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2555" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:933  %max_ret_65 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_132, i32 %tempData_data_load_132, i32 %tempData_priority_load_133, i32 %tempData_data_load_133)

]]></node>
<StgValue><ssdm name="max_ret_65"/></StgValue>
</operation>

<operation id="4064" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:947  %max_ret_66 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_134, i32 %tempData_data_load_134, i32 %tempData_priority_load_135, i32 %tempData_data_load_135)

]]></node>
<StgValue><ssdm name="max_ret_66"/></StgValue>
</operation>

<operation id="4065" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2574" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:952  %tempData_priority_load_136 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_136"/></StgValue>
</operation>

<operation id="4066" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2575" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:953  %tempData_data_load_136 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_136"/></StgValue>
</operation>

<operation id="4067" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2576" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:954  %tempData_priority_load_137 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_137"/></StgValue>
</operation>

<operation id="4068" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:955  %tempData_data_load_137 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_137"/></StgValue>
</operation>

<operation id="4069" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2588" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:966  %tempData_priority_load_138 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_138"/></StgValue>
</operation>

<operation id="4070" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:967  %tempData_data_load_138 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_138"/></StgValue>
</operation>

<operation id="4071" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:968  %tempData_priority_load_139 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_139"/></StgValue>
</operation>

<operation id="4072" st_id="272" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:969  %tempData_data_load_139 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_139"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4073" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:466  %min_ret_32 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_66, i32 %tempData_data_load_66, i32 %tempData_priority_load_67, i32 %tempData_data_load_67)

]]></node>
<StgValue><ssdm name="min_ret_32"/></StgValue>
</operation>

<operation id="4074" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:467  %p_0_0_32 = extractvalue { i32, i32 } %min_ret_32, 0

]]></node>
<StgValue><ssdm name="p_0_0_32"/></StgValue>
</operation>

<operation id="4075" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:468  %p_1_0_32 = extractvalue { i32, i32 } %min_ret_32, 1

]]></node>
<StgValue><ssdm name="p_1_0_32"/></StgValue>
</operation>

<operation id="4076" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2544" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:922  store i32 %p_05_0_64, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4077" st_id="273" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2545" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:923  store i32 %p_16_0_64, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 131), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4078" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2555" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:933  %max_ret_65 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_132, i32 %tempData_data_load_132, i32 %tempData_priority_load_133, i32 %tempData_data_load_133)

]]></node>
<StgValue><ssdm name="max_ret_65"/></StgValue>
</operation>

<operation id="4079" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2556" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:934  %p_05_0_65 = extractvalue { i32, i32 } %max_ret_65, 0

]]></node>
<StgValue><ssdm name="p_05_0_65"/></StgValue>
</operation>

<operation id="4080" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2557" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:935  %p_16_0_65 = extractvalue { i32, i32 } %max_ret_65, 1

]]></node>
<StgValue><ssdm name="p_16_0_65"/></StgValue>
</operation>

<operation id="4081" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:947  %max_ret_66 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_134, i32 %tempData_data_load_134, i32 %tempData_priority_load_135, i32 %tempData_data_load_135)

]]></node>
<StgValue><ssdm name="max_ret_66"/></StgValue>
</operation>

<operation id="4082" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2570" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:948  %p_05_0_66 = extractvalue { i32, i32 } %max_ret_66, 0

]]></node>
<StgValue><ssdm name="p_05_0_66"/></StgValue>
</operation>

<operation id="4083" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:949  %p_16_0_66 = extractvalue { i32, i32 } %max_ret_66, 1

]]></node>
<StgValue><ssdm name="p_16_0_66"/></StgValue>
</operation>

<operation id="4084" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2588" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:966  %tempData_priority_load_138 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_138"/></StgValue>
</operation>

<operation id="4085" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:967  %tempData_data_load_138 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_138"/></StgValue>
</operation>

<operation id="4086" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:968  %tempData_priority_load_139 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_139"/></StgValue>
</operation>

<operation id="4087" st_id="273" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:969  %tempData_data_load_139 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_139"/></StgValue>
</operation>

<operation id="4088" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2602" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:980  %tempData_priority_load_140 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_140"/></StgValue>
</operation>

<operation id="4089" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2603" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:981  %tempData_data_load_140 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_140"/></StgValue>
</operation>

<operation id="4090" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2604" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:982  %tempData_priority_load_141 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_141"/></StgValue>
</operation>

<operation id="4091" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2605" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:983  %tempData_data_load_141 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_141"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="4092" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2091" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:469  store i32 %p_0_0_32, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4093" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2092" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:470  store i32 %p_1_0_32, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 66), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4094" st_id="274" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:480  %min_ret_33 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_68, i32 %tempData_data_load_68, i32 %tempData_priority_load_69, i32 %tempData_data_load_69)

]]></node>
<StgValue><ssdm name="min_ret_33"/></StgValue>
</operation>

<operation id="4095" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2558" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:936  store i32 %p_05_0_65, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4096" st_id="274" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:937  store i32 %p_16_0_65, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 133), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4097" st_id="274" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:961  %max_ret_67 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_136, i32 %tempData_data_load_136, i32 %tempData_priority_load_137, i32 %tempData_data_load_137)

]]></node>
<StgValue><ssdm name="max_ret_67"/></StgValue>
</operation>

<operation id="4098" st_id="274" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2597" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:975  %max_ret_68 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_138, i32 %tempData_data_load_138, i32 %tempData_priority_load_139, i32 %tempData_data_load_139)

]]></node>
<StgValue><ssdm name="max_ret_68"/></StgValue>
</operation>

<operation id="4099" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2602" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:980  %tempData_priority_load_140 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_140"/></StgValue>
</operation>

<operation id="4100" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2603" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:981  %tempData_data_load_140 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_140"/></StgValue>
</operation>

<operation id="4101" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2604" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:982  %tempData_priority_load_141 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_141"/></StgValue>
</operation>

<operation id="4102" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2605" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:983  %tempData_data_load_141 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_141"/></StgValue>
</operation>

<operation id="4103" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2616" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:994  %tempData_priority_load_142 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_142"/></StgValue>
</operation>

<operation id="4104" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2617" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:995  %tempData_data_load_142 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_142"/></StgValue>
</operation>

<operation id="4105" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2618" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:996  %tempData_priority_load_143 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_143"/></StgValue>
</operation>

<operation id="4106" st_id="274" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:997  %tempData_data_load_143 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_143"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="4107" st_id="275" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:480  %min_ret_33 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_68, i32 %tempData_data_load_68, i32 %tempData_priority_load_69, i32 %tempData_data_load_69)

]]></node>
<StgValue><ssdm name="min_ret_33"/></StgValue>
</operation>

<operation id="4108" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:481  %p_0_0_33 = extractvalue { i32, i32 } %min_ret_33, 0

]]></node>
<StgValue><ssdm name="p_0_0_33"/></StgValue>
</operation>

<operation id="4109" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2104" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:482  %p_1_0_33 = extractvalue { i32, i32 } %min_ret_33, 1

]]></node>
<StgValue><ssdm name="p_1_0_33"/></StgValue>
</operation>

<operation id="4110" st_id="275" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:950  store i32 %p_05_0_66, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4111" st_id="275" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2573" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:951  store i32 %p_16_0_66, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 135), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4112" st_id="275" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:961  %max_ret_67 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_136, i32 %tempData_data_load_136, i32 %tempData_priority_load_137, i32 %tempData_data_load_137)

]]></node>
<StgValue><ssdm name="max_ret_67"/></StgValue>
</operation>

<operation id="4113" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2584" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:962  %p_05_0_67 = extractvalue { i32, i32 } %max_ret_67, 0

]]></node>
<StgValue><ssdm name="p_05_0_67"/></StgValue>
</operation>

<operation id="4114" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2585" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:963  %p_16_0_67 = extractvalue { i32, i32 } %max_ret_67, 1

]]></node>
<StgValue><ssdm name="p_16_0_67"/></StgValue>
</operation>

<operation id="4115" st_id="275" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2597" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:975  %max_ret_68 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_138, i32 %tempData_data_load_138, i32 %tempData_priority_load_139, i32 %tempData_data_load_139)

]]></node>
<StgValue><ssdm name="max_ret_68"/></StgValue>
</operation>

<operation id="4116" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2598" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:976  %p_05_0_68 = extractvalue { i32, i32 } %max_ret_68, 0

]]></node>
<StgValue><ssdm name="p_05_0_68"/></StgValue>
</operation>

<operation id="4117" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2599" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:977  %p_16_0_68 = extractvalue { i32, i32 } %max_ret_68, 1

]]></node>
<StgValue><ssdm name="p_16_0_68"/></StgValue>
</operation>

<operation id="4118" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2616" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:994  %tempData_priority_load_142 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_142"/></StgValue>
</operation>

<operation id="4119" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2617" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:995  %tempData_data_load_142 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_142"/></StgValue>
</operation>

<operation id="4120" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2618" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:996  %tempData_priority_load_143 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_143"/></StgValue>
</operation>

<operation id="4121" st_id="275" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:997  %tempData_data_load_143 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_143"/></StgValue>
</operation>

<operation id="4122" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2630" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1008  %tempData_priority_load_144 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_144"/></StgValue>
</operation>

<operation id="4123" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1009  %tempData_data_load_144 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_144"/></StgValue>
</operation>

<operation id="4124" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2632" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1010  %tempData_priority_load_145 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_145"/></StgValue>
</operation>

<operation id="4125" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2633" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1011  %tempData_data_load_145 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_145"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="4126" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:483  store i32 %p_0_0_33, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4127" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:484  store i32 %p_1_0_33, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 68), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4128" st_id="276" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2116" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:494  %min_ret_34 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_70, i32 %tempData_data_load_70, i32 %tempData_priority_load_71, i32 %tempData_data_load_71)

]]></node>
<StgValue><ssdm name="min_ret_34"/></StgValue>
</operation>

<operation id="4129" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2586" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:964  store i32 %p_05_0_67, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4130" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2587" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:965  store i32 %p_16_0_67, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 137), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4131" st_id="276" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2611" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:989  %max_ret_69 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_140, i32 %tempData_data_load_140, i32 %tempData_priority_load_141, i32 %tempData_data_load_141)

]]></node>
<StgValue><ssdm name="max_ret_69"/></StgValue>
</operation>

<operation id="4132" st_id="276" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1003  %max_ret_70 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_142, i32 %tempData_data_load_142, i32 %tempData_priority_load_143, i32 %tempData_data_load_143)

]]></node>
<StgValue><ssdm name="max_ret_70"/></StgValue>
</operation>

<operation id="4133" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2630" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1008  %tempData_priority_load_144 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_144"/></StgValue>
</operation>

<operation id="4134" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1009  %tempData_data_load_144 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_144"/></StgValue>
</operation>

<operation id="4135" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2632" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1010  %tempData_priority_load_145 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_145"/></StgValue>
</operation>

<operation id="4136" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2633" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1011  %tempData_data_load_145 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_145"/></StgValue>
</operation>

<operation id="4137" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2644" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1022  %tempData_priority_load_146 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_146"/></StgValue>
</operation>

<operation id="4138" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2645" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1023  %tempData_data_load_146 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_146"/></StgValue>
</operation>

<operation id="4139" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2646" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1024  %tempData_priority_load_147 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_147"/></StgValue>
</operation>

<operation id="4140" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2647" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1025  %tempData_data_load_147 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_147"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="4141" st_id="277" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2116" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:494  %min_ret_34 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_70, i32 %tempData_data_load_70, i32 %tempData_priority_load_71, i32 %tempData_data_load_71)

]]></node>
<StgValue><ssdm name="min_ret_34"/></StgValue>
</operation>

<operation id="4142" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:495  %p_0_0_34 = extractvalue { i32, i32 } %min_ret_34, 0

]]></node>
<StgValue><ssdm name="p_0_0_34"/></StgValue>
</operation>

<operation id="4143" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2118" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:496  %p_1_0_34 = extractvalue { i32, i32 } %min_ret_34, 1

]]></node>
<StgValue><ssdm name="p_1_0_34"/></StgValue>
</operation>

<operation id="4144" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2600" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:978  store i32 %p_05_0_68, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4145" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:979  store i32 %p_16_0_68, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 139), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4146" st_id="277" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2611" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:989  %max_ret_69 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_140, i32 %tempData_data_load_140, i32 %tempData_priority_load_141, i32 %tempData_data_load_141)

]]></node>
<StgValue><ssdm name="max_ret_69"/></StgValue>
</operation>

<operation id="4147" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2612" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:990  %p_05_0_69 = extractvalue { i32, i32 } %max_ret_69, 0

]]></node>
<StgValue><ssdm name="p_05_0_69"/></StgValue>
</operation>

<operation id="4148" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:991  %p_16_0_69 = extractvalue { i32, i32 } %max_ret_69, 1

]]></node>
<StgValue><ssdm name="p_16_0_69"/></StgValue>
</operation>

<operation id="4149" st_id="277" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1003  %max_ret_70 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_142, i32 %tempData_data_load_142, i32 %tempData_priority_load_143, i32 %tempData_data_load_143)

]]></node>
<StgValue><ssdm name="max_ret_70"/></StgValue>
</operation>

<operation id="4150" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2626" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1004  %p_05_0_70 = extractvalue { i32, i32 } %max_ret_70, 0

]]></node>
<StgValue><ssdm name="p_05_0_70"/></StgValue>
</operation>

<operation id="4151" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2627" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1005  %p_16_0_70 = extractvalue { i32, i32 } %max_ret_70, 1

]]></node>
<StgValue><ssdm name="p_16_0_70"/></StgValue>
</operation>

<operation id="4152" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2644" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1022  %tempData_priority_load_146 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_146"/></StgValue>
</operation>

<operation id="4153" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2645" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1023  %tempData_data_load_146 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_146"/></StgValue>
</operation>

<operation id="4154" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2646" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1024  %tempData_priority_load_147 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_147"/></StgValue>
</operation>

<operation id="4155" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2647" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1025  %tempData_data_load_147 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_147"/></StgValue>
</operation>

<operation id="4156" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2658" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1036  %tempData_priority_load_148 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_148"/></StgValue>
</operation>

<operation id="4157" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2659" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1037  %tempData_data_load_148 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_148"/></StgValue>
</operation>

<operation id="4158" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2660" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1038  %tempData_priority_load_149 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_149"/></StgValue>
</operation>

<operation id="4159" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1039  %tempData_data_load_149 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_149"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="4160" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:497  store i32 %p_0_0_34, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4161" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:498  store i32 %p_1_0_34, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 70), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4162" st_id="278" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:508  %min_ret_35 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_72, i32 %tempData_data_load_72, i32 %tempData_priority_load_73, i32 %tempData_data_load_73)

]]></node>
<StgValue><ssdm name="min_ret_35"/></StgValue>
</operation>

<operation id="4163" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2614" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:992  store i32 %p_05_0_69, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4164" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2615" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:993  store i32 %p_16_0_69, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 141), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4165" st_id="278" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2639" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1017  %max_ret_71 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_144, i32 %tempData_data_load_144, i32 %tempData_priority_load_145, i32 %tempData_data_load_145)

]]></node>
<StgValue><ssdm name="max_ret_71"/></StgValue>
</operation>

<operation id="4166" st_id="278" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2653" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1031  %max_ret_72 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_146, i32 %tempData_data_load_146, i32 %tempData_priority_load_147, i32 %tempData_data_load_147)

]]></node>
<StgValue><ssdm name="max_ret_72"/></StgValue>
</operation>

<operation id="4167" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2658" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1036  %tempData_priority_load_148 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_148"/></StgValue>
</operation>

<operation id="4168" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2659" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1037  %tempData_data_load_148 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_148"/></StgValue>
</operation>

<operation id="4169" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2660" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1038  %tempData_priority_load_149 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_149"/></StgValue>
</operation>

<operation id="4170" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1039  %tempData_data_load_149 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_149"/></StgValue>
</operation>

<operation id="4171" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2672" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1050  %tempData_priority_load_150 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_150"/></StgValue>
</operation>

<operation id="4172" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1051  %tempData_data_load_150 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_150"/></StgValue>
</operation>

<operation id="4173" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2674" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1052  %tempData_priority_load_151 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_151"/></StgValue>
</operation>

<operation id="4174" st_id="278" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2675" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1053  %tempData_data_load_151 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_151"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="4175" st_id="279" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:508  %min_ret_35 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_72, i32 %tempData_data_load_72, i32 %tempData_priority_load_73, i32 %tempData_data_load_73)

]]></node>
<StgValue><ssdm name="min_ret_35"/></StgValue>
</operation>

<operation id="4176" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:509  %p_0_0_35 = extractvalue { i32, i32 } %min_ret_35, 0

]]></node>
<StgValue><ssdm name="p_0_0_35"/></StgValue>
</operation>

<operation id="4177" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:510  %p_1_0_35 = extractvalue { i32, i32 } %min_ret_35, 1

]]></node>
<StgValue><ssdm name="p_1_0_35"/></StgValue>
</operation>

<operation id="4178" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2628" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1006  store i32 %p_05_0_70, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4179" st_id="279" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2629" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1007  store i32 %p_16_0_70, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 143), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4180" st_id="279" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2639" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1017  %max_ret_71 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_144, i32 %tempData_data_load_144, i32 %tempData_priority_load_145, i32 %tempData_data_load_145)

]]></node>
<StgValue><ssdm name="max_ret_71"/></StgValue>
</operation>

<operation id="4181" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2640" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1018  %p_05_0_71 = extractvalue { i32, i32 } %max_ret_71, 0

]]></node>
<StgValue><ssdm name="p_05_0_71"/></StgValue>
</operation>

<operation id="4182" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2641" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1019  %p_16_0_71 = extractvalue { i32, i32 } %max_ret_71, 1

]]></node>
<StgValue><ssdm name="p_16_0_71"/></StgValue>
</operation>

<operation id="4183" st_id="279" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2653" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1031  %max_ret_72 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_146, i32 %tempData_data_load_146, i32 %tempData_priority_load_147, i32 %tempData_data_load_147)

]]></node>
<StgValue><ssdm name="max_ret_72"/></StgValue>
</operation>

<operation id="4184" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2654" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1032  %p_05_0_72 = extractvalue { i32, i32 } %max_ret_72, 0

]]></node>
<StgValue><ssdm name="p_05_0_72"/></StgValue>
</operation>

<operation id="4185" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1033  %p_16_0_72 = extractvalue { i32, i32 } %max_ret_72, 1

]]></node>
<StgValue><ssdm name="p_16_0_72"/></StgValue>
</operation>

<operation id="4186" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2672" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1050  %tempData_priority_load_150 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_150"/></StgValue>
</operation>

<operation id="4187" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1051  %tempData_data_load_150 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_150"/></StgValue>
</operation>

<operation id="4188" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2674" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1052  %tempData_priority_load_151 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_151"/></StgValue>
</operation>

<operation id="4189" st_id="279" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2675" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1053  %tempData_data_load_151 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_151"/></StgValue>
</operation>

<operation id="4190" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2686" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1064  %tempData_priority_load_152 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_152"/></StgValue>
</operation>

<operation id="4191" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2687" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1065  %tempData_data_load_152 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_152"/></StgValue>
</operation>

<operation id="4192" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2688" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1066  %tempData_priority_load_153 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_153"/></StgValue>
</operation>

<operation id="4193" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2689" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1067  %tempData_data_load_153 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_153"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="4194" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:511  store i32 %p_0_0_35, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4195" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:512  store i32 %p_1_0_35, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 72), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4196" st_id="280" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2144" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:522  %min_ret_36 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_74, i32 %tempData_data_load_74, i32 %tempData_priority_load_75, i32 %tempData_data_load_75)

]]></node>
<StgValue><ssdm name="min_ret_36"/></StgValue>
</operation>

<operation id="4197" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2642" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1020  store i32 %p_05_0_71, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4198" st_id="280" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1021  store i32 %p_16_0_71, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 145), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4199" st_id="280" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1045  %max_ret_73 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_148, i32 %tempData_data_load_148, i32 %tempData_priority_load_149, i32 %tempData_data_load_149)

]]></node>
<StgValue><ssdm name="max_ret_73"/></StgValue>
</operation>

<operation id="4200" st_id="280" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2681" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1059  %max_ret_74 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_150, i32 %tempData_data_load_150, i32 %tempData_priority_load_151, i32 %tempData_data_load_151)

]]></node>
<StgValue><ssdm name="max_ret_74"/></StgValue>
</operation>

<operation id="4201" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2686" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1064  %tempData_priority_load_152 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_152"/></StgValue>
</operation>

<operation id="4202" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2687" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1065  %tempData_data_load_152 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_152"/></StgValue>
</operation>

<operation id="4203" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2688" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1066  %tempData_priority_load_153 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_153"/></StgValue>
</operation>

<operation id="4204" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2689" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1067  %tempData_data_load_153 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_153"/></StgValue>
</operation>

<operation id="4205" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2700" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1078  %tempData_priority_load_154 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_154"/></StgValue>
</operation>

<operation id="4206" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1079  %tempData_data_load_154 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_154"/></StgValue>
</operation>

<operation id="4207" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1080  %tempData_priority_load_155 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_155"/></StgValue>
</operation>

<operation id="4208" st_id="280" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1081  %tempData_data_load_155 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_155"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="4209" st_id="281" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2144" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:522  %min_ret_36 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_74, i32 %tempData_data_load_74, i32 %tempData_priority_load_75, i32 %tempData_data_load_75)

]]></node>
<StgValue><ssdm name="min_ret_36"/></StgValue>
</operation>

<operation id="4210" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:523  %p_0_0_36 = extractvalue { i32, i32 } %min_ret_36, 0

]]></node>
<StgValue><ssdm name="p_0_0_36"/></StgValue>
</operation>

<operation id="4211" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2146" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:524  %p_1_0_36 = extractvalue { i32, i32 } %min_ret_36, 1

]]></node>
<StgValue><ssdm name="p_1_0_36"/></StgValue>
</operation>

<operation id="4212" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2656" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1034  store i32 %p_05_0_72, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4213" st_id="281" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1035  store i32 %p_16_0_72, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 147), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4214" st_id="281" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1045  %max_ret_73 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_148, i32 %tempData_data_load_148, i32 %tempData_priority_load_149, i32 %tempData_data_load_149)

]]></node>
<StgValue><ssdm name="max_ret_73"/></StgValue>
</operation>

<operation id="4215" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2668" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1046  %p_05_0_73 = extractvalue { i32, i32 } %max_ret_73, 0

]]></node>
<StgValue><ssdm name="p_05_0_73"/></StgValue>
</operation>

<operation id="4216" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2669" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1047  %p_16_0_73 = extractvalue { i32, i32 } %max_ret_73, 1

]]></node>
<StgValue><ssdm name="p_16_0_73"/></StgValue>
</operation>

<operation id="4217" st_id="281" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2681" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1059  %max_ret_74 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_150, i32 %tempData_data_load_150, i32 %tempData_priority_load_151, i32 %tempData_data_load_151)

]]></node>
<StgValue><ssdm name="max_ret_74"/></StgValue>
</operation>

<operation id="4218" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2682" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1060  %p_05_0_74 = extractvalue { i32, i32 } %max_ret_74, 0

]]></node>
<StgValue><ssdm name="p_05_0_74"/></StgValue>
</operation>

<operation id="4219" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2683" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1061  %p_16_0_74 = extractvalue { i32, i32 } %max_ret_74, 1

]]></node>
<StgValue><ssdm name="p_16_0_74"/></StgValue>
</operation>

<operation id="4220" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2700" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1078  %tempData_priority_load_154 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_154"/></StgValue>
</operation>

<operation id="4221" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1079  %tempData_data_load_154 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_154"/></StgValue>
</operation>

<operation id="4222" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1080  %tempData_priority_load_155 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_155"/></StgValue>
</operation>

<operation id="4223" st_id="281" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1081  %tempData_data_load_155 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_155"/></StgValue>
</operation>

<operation id="4224" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1092  %tempData_priority_load_156 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_156"/></StgValue>
</operation>

<operation id="4225" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1093  %tempData_data_load_156 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_156"/></StgValue>
</operation>

<operation id="4226" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2716" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1094  %tempData_priority_load_157 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_157"/></StgValue>
</operation>

<operation id="4227" st_id="281" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2717" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1095  %tempData_data_load_157 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_157"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="4228" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:525  store i32 %p_0_0_36, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4229" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:526  store i32 %p_1_0_36, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 74), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4230" st_id="282" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2158" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:536  %min_ret_37 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_76, i32 %tempData_data_load_76, i32 %tempData_priority_load_77, i32 %tempData_data_load_77)

]]></node>
<StgValue><ssdm name="min_ret_37"/></StgValue>
</operation>

<operation id="4231" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2670" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1048  store i32 %p_05_0_73, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4232" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2671" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1049  store i32 %p_16_0_73, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 149), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4233" st_id="282" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2695" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1073  %max_ret_75 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_152, i32 %tempData_data_load_152, i32 %tempData_priority_load_153, i32 %tempData_data_load_153)

]]></node>
<StgValue><ssdm name="max_ret_75"/></StgValue>
</operation>

<operation id="4234" st_id="282" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1087  %max_ret_76 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_154, i32 %tempData_data_load_154, i32 %tempData_priority_load_155, i32 %tempData_data_load_155)

]]></node>
<StgValue><ssdm name="max_ret_76"/></StgValue>
</operation>

<operation id="4235" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1092  %tempData_priority_load_156 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_156"/></StgValue>
</operation>

<operation id="4236" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1093  %tempData_data_load_156 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_156"/></StgValue>
</operation>

<operation id="4237" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2716" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1094  %tempData_priority_load_157 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_157"/></StgValue>
</operation>

<operation id="4238" st_id="282" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2717" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1095  %tempData_data_load_157 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_157"/></StgValue>
</operation>

<operation id="4239" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2728" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1106  %tempData_priority_load_158 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_158"/></StgValue>
</operation>

<operation id="4240" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2729" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1107  %tempData_data_load_158 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_158"/></StgValue>
</operation>

<operation id="4241" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2730" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1108  %tempData_priority_load_159 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_159"/></StgValue>
</operation>

<operation id="4242" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2731" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1109  %tempData_data_load_159 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_159"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="4243" st_id="283" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2158" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:536  %min_ret_37 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_76, i32 %tempData_data_load_76, i32 %tempData_priority_load_77, i32 %tempData_data_load_77)

]]></node>
<StgValue><ssdm name="min_ret_37"/></StgValue>
</operation>

<operation id="4244" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:537  %p_0_0_37 = extractvalue { i32, i32 } %min_ret_37, 0

]]></node>
<StgValue><ssdm name="p_0_0_37"/></StgValue>
</operation>

<operation id="4245" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:538  %p_1_0_37 = extractvalue { i32, i32 } %min_ret_37, 1

]]></node>
<StgValue><ssdm name="p_1_0_37"/></StgValue>
</operation>

<operation id="4246" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2684" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1062  store i32 %p_05_0_74, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4247" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1063  store i32 %p_16_0_74, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 151), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4248" st_id="283" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2695" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1073  %max_ret_75 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_152, i32 %tempData_data_load_152, i32 %tempData_priority_load_153, i32 %tempData_data_load_153)

]]></node>
<StgValue><ssdm name="max_ret_75"/></StgValue>
</operation>

<operation id="4249" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2696" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1074  %p_05_0_75 = extractvalue { i32, i32 } %max_ret_75, 0

]]></node>
<StgValue><ssdm name="p_05_0_75"/></StgValue>
</operation>

<operation id="4250" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1075  %p_16_0_75 = extractvalue { i32, i32 } %max_ret_75, 1

]]></node>
<StgValue><ssdm name="p_16_0_75"/></StgValue>
</operation>

<operation id="4251" st_id="283" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1087  %max_ret_76 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_154, i32 %tempData_data_load_154, i32 %tempData_priority_load_155, i32 %tempData_data_load_155)

]]></node>
<StgValue><ssdm name="max_ret_76"/></StgValue>
</operation>

<operation id="4252" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2710" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1088  %p_05_0_76 = extractvalue { i32, i32 } %max_ret_76, 0

]]></node>
<StgValue><ssdm name="p_05_0_76"/></StgValue>
</operation>

<operation id="4253" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2711" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1089  %p_16_0_76 = extractvalue { i32, i32 } %max_ret_76, 1

]]></node>
<StgValue><ssdm name="p_16_0_76"/></StgValue>
</operation>

<operation id="4254" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2728" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1106  %tempData_priority_load_158 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_158"/></StgValue>
</operation>

<operation id="4255" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2729" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1107  %tempData_data_load_158 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_158"/></StgValue>
</operation>

<operation id="4256" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2730" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1108  %tempData_priority_load_159 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_159"/></StgValue>
</operation>

<operation id="4257" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2731" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1109  %tempData_data_load_159 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_159"/></StgValue>
</operation>

<operation id="4258" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2742" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1120  %tempData_priority_load_160 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_160"/></StgValue>
</operation>

<operation id="4259" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2743" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1121  %tempData_data_load_160 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_160"/></StgValue>
</operation>

<operation id="4260" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1122  %tempData_priority_load_161 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_161"/></StgValue>
</operation>

<operation id="4261" st_id="283" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1123  %tempData_data_load_161 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_161"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="4262" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:539  store i32 %p_0_0_37, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4263" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:540  store i32 %p_1_0_37, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 76), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4264" st_id="284" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:550  %min_ret_38 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_78, i32 %tempData_data_load_78, i32 %tempData_priority_load_79, i32 %tempData_data_load_79)

]]></node>
<StgValue><ssdm name="min_ret_38"/></StgValue>
</operation>

<operation id="4265" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2698" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1076  store i32 %p_05_0_75, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4266" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2699" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1077  store i32 %p_16_0_75, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 153), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4267" st_id="284" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1101  %max_ret_77 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_156, i32 %tempData_data_load_156, i32 %tempData_priority_load_157, i32 %tempData_data_load_157)

]]></node>
<StgValue><ssdm name="max_ret_77"/></StgValue>
</operation>

<operation id="4268" st_id="284" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2737" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1115  %max_ret_78 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_158, i32 %tempData_data_load_158, i32 %tempData_priority_load_159, i32 %tempData_data_load_159)

]]></node>
<StgValue><ssdm name="max_ret_78"/></StgValue>
</operation>

<operation id="4269" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2742" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1120  %tempData_priority_load_160 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_160"/></StgValue>
</operation>

<operation id="4270" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2743" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1121  %tempData_data_load_160 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_160"/></StgValue>
</operation>

<operation id="4271" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1122  %tempData_priority_load_161 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_161"/></StgValue>
</operation>

<operation id="4272" st_id="284" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1123  %tempData_data_load_161 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_161"/></StgValue>
</operation>

<operation id="4273" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2756" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1134  %tempData_priority_load_162 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_162"/></StgValue>
</operation>

<operation id="4274" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1135  %tempData_data_load_162 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_162"/></StgValue>
</operation>

<operation id="4275" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2758" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1136  %tempData_priority_load_163 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_163"/></StgValue>
</operation>

<operation id="4276" st_id="284" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2759" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1137  %tempData_data_load_163 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_163"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="4277" st_id="285" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:550  %min_ret_38 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_78, i32 %tempData_data_load_78, i32 %tempData_priority_load_79, i32 %tempData_data_load_79)

]]></node>
<StgValue><ssdm name="min_ret_38"/></StgValue>
</operation>

<operation id="4278" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:551  %p_0_0_38 = extractvalue { i32, i32 } %min_ret_38, 0

]]></node>
<StgValue><ssdm name="p_0_0_38"/></StgValue>
</operation>

<operation id="4279" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:552  %p_1_0_38 = extractvalue { i32, i32 } %min_ret_38, 1

]]></node>
<StgValue><ssdm name="p_1_0_38"/></StgValue>
</operation>

<operation id="4280" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2712" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1090  store i32 %p_05_0_76, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4281" st_id="285" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2713" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1091  store i32 %p_16_0_76, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 155), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4282" st_id="285" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1101  %max_ret_77 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_156, i32 %tempData_data_load_156, i32 %tempData_priority_load_157, i32 %tempData_data_load_157)

]]></node>
<StgValue><ssdm name="max_ret_77"/></StgValue>
</operation>

<operation id="4283" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2724" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1102  %p_05_0_77 = extractvalue { i32, i32 } %max_ret_77, 0

]]></node>
<StgValue><ssdm name="p_05_0_77"/></StgValue>
</operation>

<operation id="4284" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2725" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1103  %p_16_0_77 = extractvalue { i32, i32 } %max_ret_77, 1

]]></node>
<StgValue><ssdm name="p_16_0_77"/></StgValue>
</operation>

<operation id="4285" st_id="285" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2737" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1115  %max_ret_78 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_158, i32 %tempData_data_load_158, i32 %tempData_priority_load_159, i32 %tempData_data_load_159)

]]></node>
<StgValue><ssdm name="max_ret_78"/></StgValue>
</operation>

<operation id="4286" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2738" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1116  %p_05_0_78 = extractvalue { i32, i32 } %max_ret_78, 0

]]></node>
<StgValue><ssdm name="p_05_0_78"/></StgValue>
</operation>

<operation id="4287" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1117  %p_16_0_78 = extractvalue { i32, i32 } %max_ret_78, 1

]]></node>
<StgValue><ssdm name="p_16_0_78"/></StgValue>
</operation>

<operation id="4288" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2756" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1134  %tempData_priority_load_162 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_162"/></StgValue>
</operation>

<operation id="4289" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1135  %tempData_data_load_162 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_162"/></StgValue>
</operation>

<operation id="4290" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2758" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1136  %tempData_priority_load_163 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_163"/></StgValue>
</operation>

<operation id="4291" st_id="285" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2759" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1137  %tempData_data_load_163 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_163"/></StgValue>
</operation>

<operation id="4292" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2770" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1148  %tempData_priority_load_164 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_164"/></StgValue>
</operation>

<operation id="4293" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2771" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1149  %tempData_data_load_164 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_164"/></StgValue>
</operation>

<operation id="4294" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2772" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1150  %tempData_priority_load_165 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_165"/></StgValue>
</operation>

<operation id="4295" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2773" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1151  %tempData_data_load_165 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_165"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="4296" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:553  store i32 %p_0_0_38, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4297" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:554  store i32 %p_1_0_38, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 78), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4298" st_id="286" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:564  %min_ret_39 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_80, i32 %tempData_data_load_80, i32 %tempData_priority_load_81, i32 %tempData_data_load_81)

]]></node>
<StgValue><ssdm name="min_ret_39"/></StgValue>
</operation>

<operation id="4299" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2726" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1104  store i32 %p_05_0_77, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4300" st_id="286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1105  store i32 %p_16_0_77, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 157), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4301" st_id="286" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1129  %max_ret_79 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_160, i32 %tempData_data_load_160, i32 %tempData_priority_load_161, i32 %tempData_data_load_161)

]]></node>
<StgValue><ssdm name="max_ret_79"/></StgValue>
</operation>

<operation id="4302" st_id="286" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2765" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1143  %max_ret_80 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_162, i32 %tempData_data_load_162, i32 %tempData_priority_load_163, i32 %tempData_data_load_163)

]]></node>
<StgValue><ssdm name="max_ret_80"/></StgValue>
</operation>

<operation id="4303" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2770" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1148  %tempData_priority_load_164 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_164"/></StgValue>
</operation>

<operation id="4304" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2771" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1149  %tempData_data_load_164 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_164"/></StgValue>
</operation>

<operation id="4305" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2772" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1150  %tempData_priority_load_165 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_165"/></StgValue>
</operation>

<operation id="4306" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2773" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1151  %tempData_data_load_165 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_165"/></StgValue>
</operation>

<operation id="4307" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2784" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1162  %tempData_priority_load_166 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_166"/></StgValue>
</operation>

<operation id="4308" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2785" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1163  %tempData_data_load_166 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_166"/></StgValue>
</operation>

<operation id="4309" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2786" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1164  %tempData_priority_load_167 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_167"/></StgValue>
</operation>

<operation id="4310" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1165  %tempData_data_load_167 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_167"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="4311" st_id="287" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:564  %min_ret_39 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_80, i32 %tempData_data_load_80, i32 %tempData_priority_load_81, i32 %tempData_data_load_81)

]]></node>
<StgValue><ssdm name="min_ret_39"/></StgValue>
</operation>

<operation id="4312" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:565  %p_0_0_39 = extractvalue { i32, i32 } %min_ret_39, 0

]]></node>
<StgValue><ssdm name="p_0_0_39"/></StgValue>
</operation>

<operation id="4313" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2188" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:566  %p_1_0_39 = extractvalue { i32, i32 } %min_ret_39, 1

]]></node>
<StgValue><ssdm name="p_1_0_39"/></StgValue>
</operation>

<operation id="4314" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2740" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1118  store i32 %p_05_0_78, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4315" st_id="287" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2741" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1119  store i32 %p_16_0_78, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 159), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4316" st_id="287" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1129  %max_ret_79 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_160, i32 %tempData_data_load_160, i32 %tempData_priority_load_161, i32 %tempData_data_load_161)

]]></node>
<StgValue><ssdm name="max_ret_79"/></StgValue>
</operation>

<operation id="4317" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2752" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1130  %p_05_0_79 = extractvalue { i32, i32 } %max_ret_79, 0

]]></node>
<StgValue><ssdm name="p_05_0_79"/></StgValue>
</operation>

<operation id="4318" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2753" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1131  %p_16_0_79 = extractvalue { i32, i32 } %max_ret_79, 1

]]></node>
<StgValue><ssdm name="p_16_0_79"/></StgValue>
</operation>

<operation id="4319" st_id="287" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2765" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1143  %max_ret_80 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_162, i32 %tempData_data_load_162, i32 %tempData_priority_load_163, i32 %tempData_data_load_163)

]]></node>
<StgValue><ssdm name="max_ret_80"/></StgValue>
</operation>

<operation id="4320" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2766" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1144  %p_05_0_80 = extractvalue { i32, i32 } %max_ret_80, 0

]]></node>
<StgValue><ssdm name="p_05_0_80"/></StgValue>
</operation>

<operation id="4321" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1145  %p_16_0_80 = extractvalue { i32, i32 } %max_ret_80, 1

]]></node>
<StgValue><ssdm name="p_16_0_80"/></StgValue>
</operation>

<operation id="4322" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2784" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1162  %tempData_priority_load_166 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_166"/></StgValue>
</operation>

<operation id="4323" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2785" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1163  %tempData_data_load_166 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_166"/></StgValue>
</operation>

<operation id="4324" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2786" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1164  %tempData_priority_load_167 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_167"/></StgValue>
</operation>

<operation id="4325" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1165  %tempData_data_load_167 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_167"/></StgValue>
</operation>

<operation id="4326" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2798" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1176  %tempData_priority_load_168 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_168"/></StgValue>
</operation>

<operation id="4327" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1177  %tempData_data_load_168 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_168"/></StgValue>
</operation>

<operation id="4328" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2800" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1178  %tempData_priority_load_169 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_169"/></StgValue>
</operation>

<operation id="4329" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2801" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1179  %tempData_data_load_169 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_169"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="4330" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:567  store i32 %p_0_0_39, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4331" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:568  store i32 %p_1_0_39, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 80), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4332" st_id="288" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:578  %min_ret_40 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_82, i32 %tempData_data_load_82, i32 %tempData_priority_load_83, i32 %tempData_data_load_83)

]]></node>
<StgValue><ssdm name="min_ret_40"/></StgValue>
</operation>

<operation id="4333" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2754" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1132  store i32 %p_05_0_79, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4334" st_id="288" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2755" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1133  store i32 %p_16_0_79, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 161), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4335" st_id="288" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2779" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1157  %max_ret_81 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_164, i32 %tempData_data_load_164, i32 %tempData_priority_load_165, i32 %tempData_data_load_165)

]]></node>
<StgValue><ssdm name="max_ret_81"/></StgValue>
</operation>

<operation id="4336" st_id="288" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1171  %max_ret_82 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_166, i32 %tempData_data_load_166, i32 %tempData_priority_load_167, i32 %tempData_data_load_167)

]]></node>
<StgValue><ssdm name="max_ret_82"/></StgValue>
</operation>

<operation id="4337" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2798" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1176  %tempData_priority_load_168 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_168"/></StgValue>
</operation>

<operation id="4338" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1177  %tempData_data_load_168 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_168"/></StgValue>
</operation>

<operation id="4339" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2800" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1178  %tempData_priority_load_169 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_169"/></StgValue>
</operation>

<operation id="4340" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2801" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1179  %tempData_data_load_169 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_169"/></StgValue>
</operation>

<operation id="4341" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1190  %tempData_priority_load_170 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_170"/></StgValue>
</operation>

<operation id="4342" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2813" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1191  %tempData_data_load_170 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_170"/></StgValue>
</operation>

<operation id="4343" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2814" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1192  %tempData_priority_load_171 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_171"/></StgValue>
</operation>

<operation id="4344" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2815" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1193  %tempData_data_load_171 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_171"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="4345" st_id="289" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:578  %min_ret_40 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_82, i32 %tempData_data_load_82, i32 %tempData_priority_load_83, i32 %tempData_data_load_83)

]]></node>
<StgValue><ssdm name="min_ret_40"/></StgValue>
</operation>

<operation id="4346" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:579  %p_0_0_40 = extractvalue { i32, i32 } %min_ret_40, 0

]]></node>
<StgValue><ssdm name="p_0_0_40"/></StgValue>
</operation>

<operation id="4347" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2202" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:580  %p_1_0_40 = extractvalue { i32, i32 } %min_ret_40, 1

]]></node>
<StgValue><ssdm name="p_1_0_40"/></StgValue>
</operation>

<operation id="4348" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2768" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1146  store i32 %p_05_0_80, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4349" st_id="289" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1147  store i32 %p_16_0_80, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 163), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4350" st_id="289" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2779" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1157  %max_ret_81 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_164, i32 %tempData_data_load_164, i32 %tempData_priority_load_165, i32 %tempData_data_load_165)

]]></node>
<StgValue><ssdm name="max_ret_81"/></StgValue>
</operation>

<operation id="4351" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2780" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1158  %p_05_0_81 = extractvalue { i32, i32 } %max_ret_81, 0

]]></node>
<StgValue><ssdm name="p_05_0_81"/></StgValue>
</operation>

<operation id="4352" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1159  %p_16_0_81 = extractvalue { i32, i32 } %max_ret_81, 1

]]></node>
<StgValue><ssdm name="p_16_0_81"/></StgValue>
</operation>

<operation id="4353" st_id="289" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1171  %max_ret_82 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_166, i32 %tempData_data_load_166, i32 %tempData_priority_load_167, i32 %tempData_data_load_167)

]]></node>
<StgValue><ssdm name="max_ret_82"/></StgValue>
</operation>

<operation id="4354" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2794" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1172  %p_05_0_82 = extractvalue { i32, i32 } %max_ret_82, 0

]]></node>
<StgValue><ssdm name="p_05_0_82"/></StgValue>
</operation>

<operation id="4355" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2795" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1173  %p_16_0_82 = extractvalue { i32, i32 } %max_ret_82, 1

]]></node>
<StgValue><ssdm name="p_16_0_82"/></StgValue>
</operation>

<operation id="4356" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1190  %tempData_priority_load_170 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_170"/></StgValue>
</operation>

<operation id="4357" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2813" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1191  %tempData_data_load_170 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_170"/></StgValue>
</operation>

<operation id="4358" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2814" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1192  %tempData_priority_load_171 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_171"/></StgValue>
</operation>

<operation id="4359" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2815" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1193  %tempData_data_load_171 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_171"/></StgValue>
</operation>

<operation id="4360" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2826" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1204  %tempData_priority_load_172 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_172"/></StgValue>
</operation>

<operation id="4361" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2827" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1205  %tempData_data_load_172 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_172"/></StgValue>
</operation>

<operation id="4362" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2828" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1206  %tempData_priority_load_173 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_173"/></StgValue>
</operation>

<operation id="4363" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1207  %tempData_data_load_173 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_173"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="4364" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:581  store i32 %p_0_0_40, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4365" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:582  store i32 %p_1_0_40, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 82), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4366" st_id="290" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2214" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:592  %min_ret_41 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_84, i32 %tempData_data_load_84, i32 %tempData_priority_load_85, i32 %tempData_data_load_85)

]]></node>
<StgValue><ssdm name="min_ret_41"/></StgValue>
</operation>

<operation id="4367" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2782" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1160  store i32 %p_05_0_81, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4368" st_id="290" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2783" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1161  store i32 %p_16_0_81, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 165), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4369" st_id="290" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1185  %max_ret_83 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_168, i32 %tempData_data_load_168, i32 %tempData_priority_load_169, i32 %tempData_data_load_169)

]]></node>
<StgValue><ssdm name="max_ret_83"/></StgValue>
</operation>

<operation id="4370" st_id="290" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2821" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1199  %max_ret_84 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_170, i32 %tempData_data_load_170, i32 %tempData_priority_load_171, i32 %tempData_data_load_171)

]]></node>
<StgValue><ssdm name="max_ret_84"/></StgValue>
</operation>

<operation id="4371" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2826" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1204  %tempData_priority_load_172 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_172"/></StgValue>
</operation>

<operation id="4372" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2827" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1205  %tempData_data_load_172 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_172"/></StgValue>
</operation>

<operation id="4373" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2828" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1206  %tempData_priority_load_173 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_173"/></StgValue>
</operation>

<operation id="4374" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1207  %tempData_data_load_173 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_173"/></StgValue>
</operation>

<operation id="4375" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2840" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1218  %tempData_priority_load_174 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_174"/></StgValue>
</operation>

<operation id="4376" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1219  %tempData_data_load_174 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_174"/></StgValue>
</operation>

<operation id="4377" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2842" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1220  %tempData_priority_load_175 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_175"/></StgValue>
</operation>

<operation id="4378" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2843" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1221  %tempData_data_load_175 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_175"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="4379" st_id="291" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2214" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:592  %min_ret_41 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_84, i32 %tempData_data_load_84, i32 %tempData_priority_load_85, i32 %tempData_data_load_85)

]]></node>
<StgValue><ssdm name="min_ret_41"/></StgValue>
</operation>

<operation id="4380" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:593  %p_0_0_41 = extractvalue { i32, i32 } %min_ret_41, 0

]]></node>
<StgValue><ssdm name="p_0_0_41"/></StgValue>
</operation>

<operation id="4381" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:594  %p_1_0_41 = extractvalue { i32, i32 } %min_ret_41, 1

]]></node>
<StgValue><ssdm name="p_1_0_41"/></StgValue>
</operation>

<operation id="4382" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2796" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1174  store i32 %p_05_0_82, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4383" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2797" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1175  store i32 %p_16_0_82, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 167), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="291" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1185  %max_ret_83 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_168, i32 %tempData_data_load_168, i32 %tempData_priority_load_169, i32 %tempData_data_load_169)

]]></node>
<StgValue><ssdm name="max_ret_83"/></StgValue>
</operation>

<operation id="4385" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2808" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1186  %p_05_0_83 = extractvalue { i32, i32 } %max_ret_83, 0

]]></node>
<StgValue><ssdm name="p_05_0_83"/></StgValue>
</operation>

<operation id="4386" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2809" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1187  %p_16_0_83 = extractvalue { i32, i32 } %max_ret_83, 1

]]></node>
<StgValue><ssdm name="p_16_0_83"/></StgValue>
</operation>

<operation id="4387" st_id="291" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2821" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1199  %max_ret_84 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_170, i32 %tempData_data_load_170, i32 %tempData_priority_load_171, i32 %tempData_data_load_171)

]]></node>
<StgValue><ssdm name="max_ret_84"/></StgValue>
</operation>

<operation id="4388" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2822" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1200  %p_05_0_84 = extractvalue { i32, i32 } %max_ret_84, 0

]]></node>
<StgValue><ssdm name="p_05_0_84"/></StgValue>
</operation>

<operation id="4389" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1201  %p_16_0_84 = extractvalue { i32, i32 } %max_ret_84, 1

]]></node>
<StgValue><ssdm name="p_16_0_84"/></StgValue>
</operation>

<operation id="4390" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2840" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1218  %tempData_priority_load_174 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_174"/></StgValue>
</operation>

<operation id="4391" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1219  %tempData_data_load_174 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_174"/></StgValue>
</operation>

<operation id="4392" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2842" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1220  %tempData_priority_load_175 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_175"/></StgValue>
</operation>

<operation id="4393" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2843" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1221  %tempData_data_load_175 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_175"/></StgValue>
</operation>

<operation id="4394" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1232  %tempData_priority_load_176 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_176"/></StgValue>
</operation>

<operation id="4395" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1233  %tempData_data_load_176 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_176"/></StgValue>
</operation>

<operation id="4396" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2856" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1234  %tempData_priority_load_177 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_177"/></StgValue>
</operation>

<operation id="4397" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2857" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1235  %tempData_data_load_177 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_177"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="4398" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:595  store i32 %p_0_0_41, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4399" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:596  store i32 %p_1_0_41, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 84), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4400" st_id="292" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:606  %min_ret_42 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_86, i32 %tempData_data_load_86, i32 %tempData_priority_load_87, i32 %tempData_data_load_87)

]]></node>
<StgValue><ssdm name="min_ret_42"/></StgValue>
</operation>

<operation id="4401" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2810" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1188  store i32 %p_05_0_83, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4402" st_id="292" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1189  store i32 %p_16_0_83, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 169), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4403" st_id="292" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1213  %max_ret_85 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_172, i32 %tempData_data_load_172, i32 %tempData_priority_load_173, i32 %tempData_data_load_173)

]]></node>
<StgValue><ssdm name="max_ret_85"/></StgValue>
</operation>

<operation id="4404" st_id="292" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2849" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1227  %max_ret_86 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_174, i32 %tempData_data_load_174, i32 %tempData_priority_load_175, i32 %tempData_data_load_175)

]]></node>
<StgValue><ssdm name="max_ret_86"/></StgValue>
</operation>

<operation id="4405" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1232  %tempData_priority_load_176 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_176"/></StgValue>
</operation>

<operation id="4406" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1233  %tempData_data_load_176 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_176"/></StgValue>
</operation>

<operation id="4407" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2856" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1234  %tempData_priority_load_177 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_177"/></StgValue>
</operation>

<operation id="4408" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2857" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1235  %tempData_data_load_177 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_177"/></StgValue>
</operation>

<operation id="4409" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2868" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1246  %tempData_priority_load_178 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_178"/></StgValue>
</operation>

<operation id="4410" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2869" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1247  %tempData_data_load_178 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_178"/></StgValue>
</operation>

<operation id="4411" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1248  %tempData_priority_load_179 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_179"/></StgValue>
</operation>

<operation id="4412" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1249  %tempData_data_load_179 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_179"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="4413" st_id="293" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:606  %min_ret_42 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_86, i32 %tempData_data_load_86, i32 %tempData_priority_load_87, i32 %tempData_data_load_87)

]]></node>
<StgValue><ssdm name="min_ret_42"/></StgValue>
</operation>

<operation id="4414" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:607  %p_0_0_42 = extractvalue { i32, i32 } %min_ret_42, 0

]]></node>
<StgValue><ssdm name="p_0_0_42"/></StgValue>
</operation>

<operation id="4415" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2230" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:608  %p_1_0_42 = extractvalue { i32, i32 } %min_ret_42, 1

]]></node>
<StgValue><ssdm name="p_1_0_42"/></StgValue>
</operation>

<operation id="4416" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2824" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1202  store i32 %p_05_0_84, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4417" st_id="293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2825" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1203  store i32 %p_16_0_84, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 171), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4418" st_id="293" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1213  %max_ret_85 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_172, i32 %tempData_data_load_172, i32 %tempData_priority_load_173, i32 %tempData_data_load_173)

]]></node>
<StgValue><ssdm name="max_ret_85"/></StgValue>
</operation>

<operation id="4419" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2836" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1214  %p_05_0_85 = extractvalue { i32, i32 } %max_ret_85, 0

]]></node>
<StgValue><ssdm name="p_05_0_85"/></StgValue>
</operation>

<operation id="4420" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2837" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1215  %p_16_0_85 = extractvalue { i32, i32 } %max_ret_85, 1

]]></node>
<StgValue><ssdm name="p_16_0_85"/></StgValue>
</operation>

<operation id="4421" st_id="293" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2849" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1227  %max_ret_86 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_174, i32 %tempData_data_load_174, i32 %tempData_priority_load_175, i32 %tempData_data_load_175)

]]></node>
<StgValue><ssdm name="max_ret_86"/></StgValue>
</operation>

<operation id="4422" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2850" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1228  %p_05_0_86 = extractvalue { i32, i32 } %max_ret_86, 0

]]></node>
<StgValue><ssdm name="p_05_0_86"/></StgValue>
</operation>

<operation id="4423" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2851" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1229  %p_16_0_86 = extractvalue { i32, i32 } %max_ret_86, 1

]]></node>
<StgValue><ssdm name="p_16_0_86"/></StgValue>
</operation>

<operation id="4424" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2868" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1246  %tempData_priority_load_178 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_178"/></StgValue>
</operation>

<operation id="4425" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2869" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1247  %tempData_data_load_178 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_178"/></StgValue>
</operation>

<operation id="4426" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1248  %tempData_priority_load_179 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_179"/></StgValue>
</operation>

<operation id="4427" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1249  %tempData_data_load_179 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_179"/></StgValue>
</operation>

<operation id="4428" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2882" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1260  %tempData_priority_load_180 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_180"/></StgValue>
</operation>

<operation id="4429" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1261  %tempData_data_load_180 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_180"/></StgValue>
</operation>

<operation id="4430" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2884" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1262  %tempData_priority_load_181 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_181"/></StgValue>
</operation>

<operation id="4431" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2885" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1263  %tempData_data_load_181 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_181"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="4432" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2231" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:609  store i32 %p_0_0_42, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4433" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:610  store i32 %p_1_0_42, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 86), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4434" st_id="294" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2242" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:620  %min_ret_43 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_88, i32 %tempData_data_load_88, i32 %tempData_priority_load_89, i32 %tempData_data_load_89)

]]></node>
<StgValue><ssdm name="min_ret_43"/></StgValue>
</operation>

<operation id="4435" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2838" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1216  store i32 %p_05_0_85, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4436" st_id="294" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2839" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1217  store i32 %p_16_0_85, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 173), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4437" st_id="294" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2863" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1241  %max_ret_87 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_176, i32 %tempData_data_load_176, i32 %tempData_priority_load_177, i32 %tempData_data_load_177)

]]></node>
<StgValue><ssdm name="max_ret_87"/></StgValue>
</operation>

<operation id="4438" st_id="294" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1255  %max_ret_88 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_178, i32 %tempData_data_load_178, i32 %tempData_priority_load_179, i32 %tempData_data_load_179)

]]></node>
<StgValue><ssdm name="max_ret_88"/></StgValue>
</operation>

<operation id="4439" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2882" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1260  %tempData_priority_load_180 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_180"/></StgValue>
</operation>

<operation id="4440" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1261  %tempData_data_load_180 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_180"/></StgValue>
</operation>

<operation id="4441" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2884" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1262  %tempData_priority_load_181 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_181"/></StgValue>
</operation>

<operation id="4442" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2885" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1263  %tempData_data_load_181 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_181"/></StgValue>
</operation>

<operation id="4443" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1274  %tempData_priority_load_182 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_182"/></StgValue>
</operation>

<operation id="4444" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2897" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1275  %tempData_data_load_182 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_182"/></StgValue>
</operation>

<operation id="4445" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2898" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1276  %tempData_priority_load_183 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_183"/></StgValue>
</operation>

<operation id="4446" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1277  %tempData_data_load_183 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_183"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="4447" st_id="295" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2242" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:620  %min_ret_43 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_88, i32 %tempData_data_load_88, i32 %tempData_priority_load_89, i32 %tempData_data_load_89)

]]></node>
<StgValue><ssdm name="min_ret_43"/></StgValue>
</operation>

<operation id="4448" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:621  %p_0_0_43 = extractvalue { i32, i32 } %min_ret_43, 0

]]></node>
<StgValue><ssdm name="p_0_0_43"/></StgValue>
</operation>

<operation id="4449" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2244" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:622  %p_1_0_43 = extractvalue { i32, i32 } %min_ret_43, 1

]]></node>
<StgValue><ssdm name="p_1_0_43"/></StgValue>
</operation>

<operation id="4450" st_id="295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2852" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1230  store i32 %p_05_0_86, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4451" st_id="295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1231  store i32 %p_16_0_86, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 175), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4452" st_id="295" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2863" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1241  %max_ret_87 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_176, i32 %tempData_data_load_176, i32 %tempData_priority_load_177, i32 %tempData_data_load_177)

]]></node>
<StgValue><ssdm name="max_ret_87"/></StgValue>
</operation>

<operation id="4453" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2864" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1242  %p_05_0_87 = extractvalue { i32, i32 } %max_ret_87, 0

]]></node>
<StgValue><ssdm name="p_05_0_87"/></StgValue>
</operation>

<operation id="4454" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1243  %p_16_0_87 = extractvalue { i32, i32 } %max_ret_87, 1

]]></node>
<StgValue><ssdm name="p_16_0_87"/></StgValue>
</operation>

<operation id="4455" st_id="295" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1255  %max_ret_88 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_178, i32 %tempData_data_load_178, i32 %tempData_priority_load_179, i32 %tempData_data_load_179)

]]></node>
<StgValue><ssdm name="max_ret_88"/></StgValue>
</operation>

<operation id="4456" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1256  %p_05_0_88 = extractvalue { i32, i32 } %max_ret_88, 0

]]></node>
<StgValue><ssdm name="p_05_0_88"/></StgValue>
</operation>

<operation id="4457" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2879" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1257  %p_16_0_88 = extractvalue { i32, i32 } %max_ret_88, 1

]]></node>
<StgValue><ssdm name="p_16_0_88"/></StgValue>
</operation>

<operation id="4458" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1274  %tempData_priority_load_182 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_182"/></StgValue>
</operation>

<operation id="4459" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2897" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1275  %tempData_data_load_182 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_182"/></StgValue>
</operation>

<operation id="4460" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2898" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1276  %tempData_priority_load_183 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_183"/></StgValue>
</operation>

<operation id="4461" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1277  %tempData_data_load_183 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_183"/></StgValue>
</operation>

<operation id="4462" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2910" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1288  %tempData_priority_load_184 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_184"/></StgValue>
</operation>

<operation id="4463" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2911" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1289  %tempData_data_load_184 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_184"/></StgValue>
</operation>

<operation id="4464" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2912" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1290  %tempData_priority_load_185 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_185"/></StgValue>
</operation>

<operation id="4465" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1291  %tempData_data_load_185 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_185"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="4466" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2245" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:623  store i32 %p_0_0_43, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4467" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:624  store i32 %p_1_0_43, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 88), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4468" st_id="296" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:634  %min_ret_44 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_90, i32 %tempData_data_load_90, i32 %tempData_priority_load_91, i32 %tempData_data_load_91)

]]></node>
<StgValue><ssdm name="min_ret_44"/></StgValue>
</operation>

<operation id="4469" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2866" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1244  store i32 %p_05_0_87, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4470" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2867" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1245  store i32 %p_16_0_87, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 177), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4471" st_id="296" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2891" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1269  %max_ret_89 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_180, i32 %tempData_data_load_180, i32 %tempData_priority_load_181, i32 %tempData_data_load_181)

]]></node>
<StgValue><ssdm name="max_ret_89"/></StgValue>
</operation>

<operation id="4472" st_id="296" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2905" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1283  %max_ret_90 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_182, i32 %tempData_data_load_182, i32 %tempData_priority_load_183, i32 %tempData_data_load_183)

]]></node>
<StgValue><ssdm name="max_ret_90"/></StgValue>
</operation>

<operation id="4473" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2910" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1288  %tempData_priority_load_184 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_184"/></StgValue>
</operation>

<operation id="4474" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2911" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1289  %tempData_data_load_184 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_184"/></StgValue>
</operation>

<operation id="4475" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2912" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1290  %tempData_priority_load_185 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_185"/></StgValue>
</operation>

<operation id="4476" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1291  %tempData_data_load_185 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_185"/></StgValue>
</operation>

<operation id="4477" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2924" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1302  %tempData_priority_load_186 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_186"/></StgValue>
</operation>

<operation id="4478" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1303  %tempData_data_load_186 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_186"/></StgValue>
</operation>

<operation id="4479" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2926" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1304  %tempData_priority_load_187 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_187"/></StgValue>
</operation>

<operation id="4480" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2927" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1305  %tempData_data_load_187 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_187"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="4481" st_id="297" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:634  %min_ret_44 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_90, i32 %tempData_data_load_90, i32 %tempData_priority_load_91, i32 %tempData_data_load_91)

]]></node>
<StgValue><ssdm name="min_ret_44"/></StgValue>
</operation>

<operation id="4482" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:635  %p_0_0_44 = extractvalue { i32, i32 } %min_ret_44, 0

]]></node>
<StgValue><ssdm name="p_0_0_44"/></StgValue>
</operation>

<operation id="4483" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:636  %p_1_0_44 = extractvalue { i32, i32 } %min_ret_44, 1

]]></node>
<StgValue><ssdm name="p_1_0_44"/></StgValue>
</operation>

<operation id="4484" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2880" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1258  store i32 %p_05_0_88, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4485" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2881" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1259  store i32 %p_16_0_88, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 179), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4486" st_id="297" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2891" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1269  %max_ret_89 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_180, i32 %tempData_data_load_180, i32 %tempData_priority_load_181, i32 %tempData_data_load_181)

]]></node>
<StgValue><ssdm name="max_ret_89"/></StgValue>
</operation>

<operation id="4487" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2892" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1270  %p_05_0_89 = extractvalue { i32, i32 } %max_ret_89, 0

]]></node>
<StgValue><ssdm name="p_05_0_89"/></StgValue>
</operation>

<operation id="4488" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2893" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1271  %p_16_0_89 = extractvalue { i32, i32 } %max_ret_89, 1

]]></node>
<StgValue><ssdm name="p_16_0_89"/></StgValue>
</operation>

<operation id="4489" st_id="297" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2905" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1283  %max_ret_90 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_182, i32 %tempData_data_load_182, i32 %tempData_priority_load_183, i32 %tempData_data_load_183)

]]></node>
<StgValue><ssdm name="max_ret_90"/></StgValue>
</operation>

<operation id="4490" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2906" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1284  %p_05_0_90 = extractvalue { i32, i32 } %max_ret_90, 0

]]></node>
<StgValue><ssdm name="p_05_0_90"/></StgValue>
</operation>

<operation id="4491" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1285  %p_16_0_90 = extractvalue { i32, i32 } %max_ret_90, 1

]]></node>
<StgValue><ssdm name="p_16_0_90"/></StgValue>
</operation>

<operation id="4492" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2924" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1302  %tempData_priority_load_186 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_186"/></StgValue>
</operation>

<operation id="4493" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1303  %tempData_data_load_186 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_186"/></StgValue>
</operation>

<operation id="4494" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2926" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1304  %tempData_priority_load_187 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_187"/></StgValue>
</operation>

<operation id="4495" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2927" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1305  %tempData_data_load_187 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_187"/></StgValue>
</operation>

<operation id="4496" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2938" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1316  %tempData_priority_load_188 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_188"/></StgValue>
</operation>

<operation id="4497" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2939" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1317  %tempData_data_load_188 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_188"/></StgValue>
</operation>

<operation id="4498" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2940" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1318  %tempData_priority_load_189 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_189"/></StgValue>
</operation>

<operation id="4499" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2941" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1319  %tempData_data_load_189 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_189"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="4500" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:637  store i32 %p_0_0_44, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4501" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:638  store i32 %p_1_0_44, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 90), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4502" st_id="298" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2270" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:648  %min_ret_45 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_92, i32 %tempData_data_load_92, i32 %tempData_priority_load_93, i32 %tempData_data_load_93)

]]></node>
<StgValue><ssdm name="min_ret_45"/></StgValue>
</operation>

<operation id="4503" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2894" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1272  store i32 %p_05_0_89, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4504" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1273  store i32 %p_16_0_89, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 181), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4505" st_id="298" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1297  %max_ret_91 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_184, i32 %tempData_data_load_184, i32 %tempData_priority_load_185, i32 %tempData_data_load_185)

]]></node>
<StgValue><ssdm name="max_ret_91"/></StgValue>
</operation>

<operation id="4506" st_id="298" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2933" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1311  %max_ret_92 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_186, i32 %tempData_data_load_186, i32 %tempData_priority_load_187, i32 %tempData_data_load_187)

]]></node>
<StgValue><ssdm name="max_ret_92"/></StgValue>
</operation>

<operation id="4507" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2938" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1316  %tempData_priority_load_188 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_188"/></StgValue>
</operation>

<operation id="4508" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2939" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1317  %tempData_data_load_188 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_188"/></StgValue>
</operation>

<operation id="4509" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2940" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1318  %tempData_priority_load_189 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_189"/></StgValue>
</operation>

<operation id="4510" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2941" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1319  %tempData_data_load_189 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_189"/></StgValue>
</operation>

<operation id="4511" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2952" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1330  %tempData_priority_load_190 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_190"/></StgValue>
</operation>

<operation id="4512" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2953" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1331  %tempData_data_load_190 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_190"/></StgValue>
</operation>

<operation id="4513" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2954" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1332  %tempData_priority_load_191 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_191"/></StgValue>
</operation>

<operation id="4514" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2955" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1333  %tempData_data_load_191 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_191"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="4515" st_id="299" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2270" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:648  %min_ret_45 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_92, i32 %tempData_data_load_92, i32 %tempData_priority_load_93, i32 %tempData_data_load_93)

]]></node>
<StgValue><ssdm name="min_ret_45"/></StgValue>
</operation>

<operation id="4516" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:649  %p_0_0_45 = extractvalue { i32, i32 } %min_ret_45, 0

]]></node>
<StgValue><ssdm name="p_0_0_45"/></StgValue>
</operation>

<operation id="4517" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2272" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:650  %p_1_0_45 = extractvalue { i32, i32 } %min_ret_45, 1

]]></node>
<StgValue><ssdm name="p_1_0_45"/></StgValue>
</operation>

<operation id="4518" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2908" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1286  store i32 %p_05_0_90, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4519" st_id="299" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2909" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1287  store i32 %p_16_0_90, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 183), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4520" st_id="299" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1297  %max_ret_91 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_184, i32 %tempData_data_load_184, i32 %tempData_priority_load_185, i32 %tempData_data_load_185)

]]></node>
<StgValue><ssdm name="max_ret_91"/></StgValue>
</operation>

<operation id="4521" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2920" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1298  %p_05_0_91 = extractvalue { i32, i32 } %max_ret_91, 0

]]></node>
<StgValue><ssdm name="p_05_0_91"/></StgValue>
</operation>

<operation id="4522" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1299  %p_16_0_91 = extractvalue { i32, i32 } %max_ret_91, 1

]]></node>
<StgValue><ssdm name="p_16_0_91"/></StgValue>
</operation>

<operation id="4523" st_id="299" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2933" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1311  %max_ret_92 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_186, i32 %tempData_data_load_186, i32 %tempData_priority_load_187, i32 %tempData_data_load_187)

]]></node>
<StgValue><ssdm name="max_ret_92"/></StgValue>
</operation>

<operation id="4524" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2934" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1312  %p_05_0_92 = extractvalue { i32, i32 } %max_ret_92, 0

]]></node>
<StgValue><ssdm name="p_05_0_92"/></StgValue>
</operation>

<operation id="4525" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2935" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1313  %p_16_0_92 = extractvalue { i32, i32 } %max_ret_92, 1

]]></node>
<StgValue><ssdm name="p_16_0_92"/></StgValue>
</operation>

<operation id="4526" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2952" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1330  %tempData_priority_load_190 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_190"/></StgValue>
</operation>

<operation id="4527" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2953" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1331  %tempData_data_load_190 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_190"/></StgValue>
</operation>

<operation id="4528" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2954" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1332  %tempData_priority_load_191 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_191"/></StgValue>
</operation>

<operation id="4529" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2955" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1333  %tempData_data_load_191 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_191"/></StgValue>
</operation>

<operation id="4530" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2966" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1344  %tempData_priority_load_192 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_192"/></StgValue>
</operation>

<operation id="4531" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2967" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1345  %tempData_data_load_192 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_192"/></StgValue>
</operation>

<operation id="4532" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2968" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1346  %tempData_priority_load_193 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_193"/></StgValue>
</operation>

<operation id="4533" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2969" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1347  %tempData_data_load_193 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_193"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="4534" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:651  store i32 %p_0_0_45, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4535" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:652  store i32 %p_1_0_45, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 92), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4536" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:662  %min_ret_46 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_94, i32 %tempData_data_load_94, i32 %tempData_priority_load_95, i32 %tempData_data_load_95)

]]></node>
<StgValue><ssdm name="min_ret_46"/></StgValue>
</operation>

<operation id="4537" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2922" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1300  store i32 %p_05_0_91, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4538" st_id="300" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2923" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1301  store i32 %p_16_0_91, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 185), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4539" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2947" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1325  %max_ret_93 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_188, i32 %tempData_data_load_188, i32 %tempData_priority_load_189, i32 %tempData_data_load_189)

]]></node>
<StgValue><ssdm name="max_ret_93"/></StgValue>
</operation>

<operation id="4540" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2961" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1339  %max_ret_94 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_190, i32 %tempData_data_load_190, i32 %tempData_priority_load_191, i32 %tempData_data_load_191)

]]></node>
<StgValue><ssdm name="max_ret_94"/></StgValue>
</operation>

<operation id="4541" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2966" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1344  %tempData_priority_load_192 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_192"/></StgValue>
</operation>

<operation id="4542" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2967" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1345  %tempData_data_load_192 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_192"/></StgValue>
</operation>

<operation id="4543" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2968" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1346  %tempData_priority_load_193 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_193"/></StgValue>
</operation>

<operation id="4544" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2969" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1347  %tempData_data_load_193 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_193"/></StgValue>
</operation>

<operation id="4545" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2980" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1358  %tempData_priority_load_194 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_194"/></StgValue>
</operation>

<operation id="4546" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2981" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1359  %tempData_data_load_194 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_194"/></StgValue>
</operation>

<operation id="4547" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2982" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1360  %tempData_priority_load_195 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_195"/></StgValue>
</operation>

<operation id="4548" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2983" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1361  %tempData_data_load_195 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_195"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="4549" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2284" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:662  %min_ret_46 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_94, i32 %tempData_data_load_94, i32 %tempData_priority_load_95, i32 %tempData_data_load_95)

]]></node>
<StgValue><ssdm name="min_ret_46"/></StgValue>
</operation>

<operation id="4550" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:663  %p_0_0_46 = extractvalue { i32, i32 } %min_ret_46, 0

]]></node>
<StgValue><ssdm name="p_0_0_46"/></StgValue>
</operation>

<operation id="4551" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2286" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:664  %p_1_0_46 = extractvalue { i32, i32 } %min_ret_46, 1

]]></node>
<StgValue><ssdm name="p_1_0_46"/></StgValue>
</operation>

<operation id="4552" st_id="301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2936" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1314  store i32 %p_05_0_92, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4553" st_id="301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2937" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1315  store i32 %p_16_0_92, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 187), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4554" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2947" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1325  %max_ret_93 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_188, i32 %tempData_data_load_188, i32 %tempData_priority_load_189, i32 %tempData_data_load_189)

]]></node>
<StgValue><ssdm name="max_ret_93"/></StgValue>
</operation>

<operation id="4555" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2948" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1326  %p_05_0_93 = extractvalue { i32, i32 } %max_ret_93, 0

]]></node>
<StgValue><ssdm name="p_05_0_93"/></StgValue>
</operation>

<operation id="4556" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2949" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1327  %p_16_0_93 = extractvalue { i32, i32 } %max_ret_93, 1

]]></node>
<StgValue><ssdm name="p_16_0_93"/></StgValue>
</operation>

<operation id="4557" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2961" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1339  %max_ret_94 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_190, i32 %tempData_data_load_190, i32 %tempData_priority_load_191, i32 %tempData_data_load_191)

]]></node>
<StgValue><ssdm name="max_ret_94"/></StgValue>
</operation>

<operation id="4558" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2962" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1340  %p_05_0_94 = extractvalue { i32, i32 } %max_ret_94, 0

]]></node>
<StgValue><ssdm name="p_05_0_94"/></StgValue>
</operation>

<operation id="4559" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1341  %p_16_0_94 = extractvalue { i32, i32 } %max_ret_94, 1

]]></node>
<StgValue><ssdm name="p_16_0_94"/></StgValue>
</operation>

<operation id="4560" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2980" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1358  %tempData_priority_load_194 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_194"/></StgValue>
</operation>

<operation id="4561" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2981" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1359  %tempData_data_load_194 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_194"/></StgValue>
</operation>

<operation id="4562" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2982" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1360  %tempData_priority_load_195 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_195"/></StgValue>
</operation>

<operation id="4563" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2983" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1361  %tempData_data_load_195 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_195"/></StgValue>
</operation>

<operation id="4564" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2994" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1372  %tempData_priority_load_196 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_196"/></StgValue>
</operation>

<operation id="4565" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2995" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1373  %tempData_data_load_196 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_196"/></StgValue>
</operation>

<operation id="4566" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2996" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1374  %tempData_priority_load_197 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_197"/></StgValue>
</operation>

<operation id="4567" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2997" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1375  %tempData_data_load_197 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_197"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="4568" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:665  store i32 %p_0_0_46, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4569" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:666  store i32 %p_1_0_46, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 94), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4570" st_id="302" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2298" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:676  %min_ret_47 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_96, i32 %tempData_data_load_96, i32 %tempData_priority_load_97, i32 %tempData_data_load_97)

]]></node>
<StgValue><ssdm name="min_ret_47"/></StgValue>
</operation>

<operation id="4571" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2950" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1328  store i32 %p_05_0_93, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4572" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2951" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1329  store i32 %p_16_0_93, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 189), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4573" st_id="302" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2975" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1353  %max_ret_95 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_192, i32 %tempData_data_load_192, i32 %tempData_priority_load_193, i32 %tempData_data_load_193)

]]></node>
<StgValue><ssdm name="max_ret_95"/></StgValue>
</operation>

<operation id="4574" st_id="302" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1367  %max_ret_96 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_194, i32 %tempData_data_load_194, i32 %tempData_priority_load_195, i32 %tempData_data_load_195)

]]></node>
<StgValue><ssdm name="max_ret_96"/></StgValue>
</operation>

<operation id="4575" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2994" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1372  %tempData_priority_load_196 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_196"/></StgValue>
</operation>

<operation id="4576" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2995" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1373  %tempData_data_load_196 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_196"/></StgValue>
</operation>

<operation id="4577" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2996" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1374  %tempData_priority_load_197 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_197"/></StgValue>
</operation>

<operation id="4578" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2997" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1375  %tempData_data_load_197 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_197"/></StgValue>
</operation>

<operation id="4579" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3008" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1386  %tempData_priority_load_198 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_198"/></StgValue>
</operation>

<operation id="4580" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3009" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1387  %tempData_data_load_198 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_198"/></StgValue>
</operation>

<operation id="4581" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3010" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1388  %tempData_priority_load_199 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_199"/></StgValue>
</operation>

<operation id="4582" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3011" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1389  %tempData_data_load_199 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_199"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="4583" st_id="303" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2298" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:676  %min_ret_47 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_96, i32 %tempData_data_load_96, i32 %tempData_priority_load_97, i32 %tempData_data_load_97)

]]></node>
<StgValue><ssdm name="min_ret_47"/></StgValue>
</operation>

<operation id="4584" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:677  %p_0_0_47 = extractvalue { i32, i32 } %min_ret_47, 0

]]></node>
<StgValue><ssdm name="p_0_0_47"/></StgValue>
</operation>

<operation id="4585" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2300" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:678  %p_1_0_47 = extractvalue { i32, i32 } %min_ret_47, 1

]]></node>
<StgValue><ssdm name="p_1_0_47"/></StgValue>
</operation>

<operation id="4586" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2964" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1342  store i32 %p_05_0_94, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4587" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2965" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1343  store i32 %p_16_0_94, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 191), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4588" st_id="303" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2975" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1353  %max_ret_95 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_192, i32 %tempData_data_load_192, i32 %tempData_priority_load_193, i32 %tempData_data_load_193)

]]></node>
<StgValue><ssdm name="max_ret_95"/></StgValue>
</operation>

<operation id="4589" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2976" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1354  %p_05_0_95 = extractvalue { i32, i32 } %max_ret_95, 0

]]></node>
<StgValue><ssdm name="p_05_0_95"/></StgValue>
</operation>

<operation id="4590" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2977" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1355  %p_16_0_95 = extractvalue { i32, i32 } %max_ret_95, 1

]]></node>
<StgValue><ssdm name="p_16_0_95"/></StgValue>
</operation>

<operation id="4591" st_id="303" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1367  %max_ret_96 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_194, i32 %tempData_data_load_194, i32 %tempData_priority_load_195, i32 %tempData_data_load_195)

]]></node>
<StgValue><ssdm name="max_ret_96"/></StgValue>
</operation>

<operation id="4592" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2990" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1368  %p_05_0_96 = extractvalue { i32, i32 } %max_ret_96, 0

]]></node>
<StgValue><ssdm name="p_05_0_96"/></StgValue>
</operation>

<operation id="4593" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2991" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1369  %p_16_0_96 = extractvalue { i32, i32 } %max_ret_96, 1

]]></node>
<StgValue><ssdm name="p_16_0_96"/></StgValue>
</operation>

<operation id="4594" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3008" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1386  %tempData_priority_load_198 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_198"/></StgValue>
</operation>

<operation id="4595" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3009" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1387  %tempData_data_load_198 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_198"/></StgValue>
</operation>

<operation id="4596" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3010" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1388  %tempData_priority_load_199 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_199"/></StgValue>
</operation>

<operation id="4597" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3011" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1389  %tempData_data_load_199 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_199"/></StgValue>
</operation>

<operation id="4598" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3022" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1400  %tempData_priority_load_200 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_200"/></StgValue>
</operation>

<operation id="4599" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3023" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1401  %tempData_data_load_200 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_200"/></StgValue>
</operation>

<operation id="4600" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3024" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1402  %tempData_priority_load_201 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_201"/></StgValue>
</operation>

<operation id="4601" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3025" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1403  %tempData_data_load_201 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_201"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="4602" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:679  store i32 %p_0_0_47, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4603" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:680  store i32 %p_1_0_47, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 96), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4604" st_id="304" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2312" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:690  %min_ret_48 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_98, i32 %tempData_data_load_98, i32 %tempData_priority_load_99, i32 %tempData_data_load_99)

]]></node>
<StgValue><ssdm name="min_ret_48"/></StgValue>
</operation>

<operation id="4605" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2978" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1356  store i32 %p_05_0_95, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4606" st_id="304" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2979" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1357  store i32 %p_16_0_95, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 193), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4607" st_id="304" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3003" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1381  %max_ret_97 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_196, i32 %tempData_data_load_196, i32 %tempData_priority_load_197, i32 %tempData_data_load_197)

]]></node>
<StgValue><ssdm name="max_ret_97"/></StgValue>
</operation>

<operation id="4608" st_id="304" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3017" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1395  %max_ret_98 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_198, i32 %tempData_data_load_198, i32 %tempData_priority_load_199, i32 %tempData_data_load_199)

]]></node>
<StgValue><ssdm name="max_ret_98"/></StgValue>
</operation>

<operation id="4609" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3022" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1400  %tempData_priority_load_200 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_200"/></StgValue>
</operation>

<operation id="4610" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3023" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1401  %tempData_data_load_200 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_200"/></StgValue>
</operation>

<operation id="4611" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3024" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1402  %tempData_priority_load_201 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_201"/></StgValue>
</operation>

<operation id="4612" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3025" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1403  %tempData_data_load_201 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_201"/></StgValue>
</operation>

<operation id="4613" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3036" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1414  %tempData_priority_load_202 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_202"/></StgValue>
</operation>

<operation id="4614" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3037" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1415  %tempData_data_load_202 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_202"/></StgValue>
</operation>

<operation id="4615" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3038" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1416  %tempData_priority_load_203 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_203"/></StgValue>
</operation>

<operation id="4616" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3039" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1417  %tempData_data_load_203 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_203"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="4617" st_id="305" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2312" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:690  %min_ret_48 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_98, i32 %tempData_data_load_98, i32 %tempData_priority_load_99, i32 %tempData_data_load_99)

]]></node>
<StgValue><ssdm name="min_ret_48"/></StgValue>
</operation>

<operation id="4618" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:691  %p_0_0_48 = extractvalue { i32, i32 } %min_ret_48, 0

]]></node>
<StgValue><ssdm name="p_0_0_48"/></StgValue>
</operation>

<operation id="4619" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2314" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:692  %p_1_0_48 = extractvalue { i32, i32 } %min_ret_48, 1

]]></node>
<StgValue><ssdm name="p_1_0_48"/></StgValue>
</operation>

<operation id="4620" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2992" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1370  store i32 %p_05_0_96, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4621" st_id="305" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2993" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1371  store i32 %p_16_0_96, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 195), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4622" st_id="305" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3003" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1381  %max_ret_97 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_196, i32 %tempData_data_load_196, i32 %tempData_priority_load_197, i32 %tempData_data_load_197)

]]></node>
<StgValue><ssdm name="max_ret_97"/></StgValue>
</operation>

<operation id="4623" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3004" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1382  %p_05_0_97 = extractvalue { i32, i32 } %max_ret_97, 0

]]></node>
<StgValue><ssdm name="p_05_0_97"/></StgValue>
</operation>

<operation id="4624" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1383  %p_16_0_97 = extractvalue { i32, i32 } %max_ret_97, 1

]]></node>
<StgValue><ssdm name="p_16_0_97"/></StgValue>
</operation>

<operation id="4625" st_id="305" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3017" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1395  %max_ret_98 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_198, i32 %tempData_data_load_198, i32 %tempData_priority_load_199, i32 %tempData_data_load_199)

]]></node>
<StgValue><ssdm name="max_ret_98"/></StgValue>
</operation>

<operation id="4626" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3018" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1396  %p_05_0_98 = extractvalue { i32, i32 } %max_ret_98, 0

]]></node>
<StgValue><ssdm name="p_05_0_98"/></StgValue>
</operation>

<operation id="4627" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3019" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1397  %p_16_0_98 = extractvalue { i32, i32 } %max_ret_98, 1

]]></node>
<StgValue><ssdm name="p_16_0_98"/></StgValue>
</operation>

<operation id="4628" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3036" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1414  %tempData_priority_load_202 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_202"/></StgValue>
</operation>

<operation id="4629" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3037" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1415  %tempData_data_load_202 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_202"/></StgValue>
</operation>

<operation id="4630" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3038" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1416  %tempData_priority_load_203 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_203"/></StgValue>
</operation>

<operation id="4631" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3039" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1417  %tempData_data_load_203 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_203"/></StgValue>
</operation>

<operation id="4632" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3050" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1428  %tempData_priority_load_204 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_204"/></StgValue>
</operation>

<operation id="4633" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3051" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1429  %tempData_data_load_204 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_204"/></StgValue>
</operation>

<operation id="4634" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3052" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1430  %tempData_priority_load_205 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_205"/></StgValue>
</operation>

<operation id="4635" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3053" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1431  %tempData_data_load_205 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_205"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="4636" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:693  store i32 %p_0_0_48, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4637" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:694  store i32 %p_1_0_48, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 98), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4638" st_id="306" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2326" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:704  %min_ret_49 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_100, i32 %tempData_data_load_100, i32 %tempData_priority_load_101, i32 %tempData_data_load_101)

]]></node>
<StgValue><ssdm name="min_ret_49"/></StgValue>
</operation>

<operation id="4639" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3006" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1384  store i32 %p_05_0_97, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4640" st_id="306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3007" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1385  store i32 %p_16_0_97, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 197), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4641" st_id="306" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1404  %min_ret_99 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_200, i32 %tempData_data_load_200, i32 %tempData_priority_load_201, i32 %tempData_data_load_201)

]]></node>
<StgValue><ssdm name="min_ret_99"/></StgValue>
</operation>

<operation id="4642" st_id="306" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3031" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1409  %max_ret_99 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_200, i32 %tempData_data_load_200, i32 %tempData_priority_load_201, i32 %tempData_data_load_201)

]]></node>
<StgValue><ssdm name="max_ret_99"/></StgValue>
</operation>

<operation id="4643" st_id="306" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3040" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1418  %min_ret_100 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_202, i32 %tempData_data_load_202, i32 %tempData_priority_load_203, i32 %tempData_data_load_203)

]]></node>
<StgValue><ssdm name="min_ret_100"/></StgValue>
</operation>

<operation id="4644" st_id="306" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3045" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1423  %max_ret_100 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_202, i32 %tempData_data_load_202, i32 %tempData_priority_load_203, i32 %tempData_data_load_203)

]]></node>
<StgValue><ssdm name="max_ret_100"/></StgValue>
</operation>

<operation id="4645" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3050" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1428  %tempData_priority_load_204 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_204"/></StgValue>
</operation>

<operation id="4646" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3051" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1429  %tempData_data_load_204 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_204"/></StgValue>
</operation>

<operation id="4647" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3052" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1430  %tempData_priority_load_205 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_205"/></StgValue>
</operation>

<operation id="4648" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3053" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1431  %tempData_data_load_205 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_205"/></StgValue>
</operation>

<operation id="4649" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3064" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1442  %tempData_priority_load_206 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_206"/></StgValue>
</operation>

<operation id="4650" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3065" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1443  %tempData_data_load_206 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_206"/></StgValue>
</operation>

<operation id="4651" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3066" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1444  %tempData_priority_load_207 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_207"/></StgValue>
</operation>

<operation id="4652" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3067" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1445  %tempData_data_load_207 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_207"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="4653" st_id="307" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2326" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:704  %min_ret_49 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_100, i32 %tempData_data_load_100, i32 %tempData_priority_load_101, i32 %tempData_data_load_101)

]]></node>
<StgValue><ssdm name="min_ret_49"/></StgValue>
</operation>

<operation id="4654" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:705  %p_0_0_49 = extractvalue { i32, i32 } %min_ret_49, 0

]]></node>
<StgValue><ssdm name="p_0_0_49"/></StgValue>
</operation>

<operation id="4655" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2328" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:706  %p_1_0_49 = extractvalue { i32, i32 } %min_ret_49, 1

]]></node>
<StgValue><ssdm name="p_1_0_49"/></StgValue>
</operation>

<operation id="4656" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3020" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1398  store i32 %p_05_0_98, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4657" st_id="307" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3021" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1399  store i32 %p_16_0_98, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 199), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4658" st_id="307" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1404  %min_ret_99 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_200, i32 %tempData_data_load_200, i32 %tempData_priority_load_201, i32 %tempData_data_load_201)

]]></node>
<StgValue><ssdm name="min_ret_99"/></StgValue>
</operation>

<operation id="4659" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3027" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1405  %p_0_0_99 = extractvalue { i32, i32 } %min_ret_99, 0

]]></node>
<StgValue><ssdm name="p_0_0_99"/></StgValue>
</operation>

<operation id="4660" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3028" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1406  %p_1_0_99 = extractvalue { i32, i32 } %min_ret_99, 1

]]></node>
<StgValue><ssdm name="p_1_0_99"/></StgValue>
</operation>

<operation id="4661" st_id="307" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3031" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1409  %max_ret_99 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_200, i32 %tempData_data_load_200, i32 %tempData_priority_load_201, i32 %tempData_data_load_201)

]]></node>
<StgValue><ssdm name="max_ret_99"/></StgValue>
</operation>

<operation id="4662" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3032" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1410  %p_05_0_99 = extractvalue { i32, i32 } %max_ret_99, 0

]]></node>
<StgValue><ssdm name="p_05_0_99"/></StgValue>
</operation>

<operation id="4663" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3033" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1411  %p_16_0_99 = extractvalue { i32, i32 } %max_ret_99, 1

]]></node>
<StgValue><ssdm name="p_16_0_99"/></StgValue>
</operation>

<operation id="4664" st_id="307" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3040" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1418  %min_ret_100 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_202, i32 %tempData_data_load_202, i32 %tempData_priority_load_203, i32 %tempData_data_load_203)

]]></node>
<StgValue><ssdm name="min_ret_100"/></StgValue>
</operation>

<operation id="4665" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3041" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1419  %p_0_0_100 = extractvalue { i32, i32 } %min_ret_100, 0

]]></node>
<StgValue><ssdm name="p_0_0_100"/></StgValue>
</operation>

<operation id="4666" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3042" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1420  %p_1_0_100 = extractvalue { i32, i32 } %min_ret_100, 1

]]></node>
<StgValue><ssdm name="p_1_0_100"/></StgValue>
</operation>

<operation id="4667" st_id="307" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3045" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1423  %max_ret_100 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_202, i32 %tempData_data_load_202, i32 %tempData_priority_load_203, i32 %tempData_data_load_203)

]]></node>
<StgValue><ssdm name="max_ret_100"/></StgValue>
</operation>

<operation id="4668" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3046" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1424  %p_05_0_100 = extractvalue { i32, i32 } %max_ret_100, 0

]]></node>
<StgValue><ssdm name="p_05_0_100"/></StgValue>
</operation>

<operation id="4669" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1425  %p_16_0_100 = extractvalue { i32, i32 } %max_ret_100, 1

]]></node>
<StgValue><ssdm name="p_16_0_100"/></StgValue>
</operation>

<operation id="4670" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3064" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1442  %tempData_priority_load_206 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_206"/></StgValue>
</operation>

<operation id="4671" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3065" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1443  %tempData_data_load_206 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_206"/></StgValue>
</operation>

<operation id="4672" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3066" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1444  %tempData_priority_load_207 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_207"/></StgValue>
</operation>

<operation id="4673" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3067" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1445  %tempData_data_load_207 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_207"/></StgValue>
</operation>

<operation id="4674" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3078" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1456  %tempData_priority_load_208 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_208"/></StgValue>
</operation>

<operation id="4675" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3079" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1457  %tempData_data_load_208 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_208"/></StgValue>
</operation>

<operation id="4676" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3080" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1458  %tempData_priority_load_209 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_209"/></StgValue>
</operation>

<operation id="4677" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3081" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1459  %tempData_data_load_209 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_209"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="4678" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:707  store i32 %p_0_0_49, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4679" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:708  store i32 %p_1_0_49, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 100), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4680" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2340" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:718  %min_ret_50 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_102, i32 %tempData_data_load_102, i32 %tempData_priority_load_103, i32 %tempData_data_load_103)

]]></node>
<StgValue><ssdm name="min_ret_50"/></StgValue>
</operation>

<operation id="4681" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3034" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1412  store i32 %p_05_0_99, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4682" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3035" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1413  store i32 %p_16_0_99, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 201), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4683" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1432  %min_ret_101 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_204, i32 %tempData_data_load_204, i32 %tempData_priority_load_205, i32 %tempData_data_load_205)

]]></node>
<StgValue><ssdm name="min_ret_101"/></StgValue>
</operation>

<operation id="4684" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3059" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1437  %max_ret_101 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_204, i32 %tempData_data_load_204, i32 %tempData_priority_load_205, i32 %tempData_data_load_205)

]]></node>
<StgValue><ssdm name="max_ret_101"/></StgValue>
</operation>

<operation id="4685" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1446  %min_ret_102 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_206, i32 %tempData_data_load_206, i32 %tempData_priority_load_207, i32 %tempData_data_load_207)

]]></node>
<StgValue><ssdm name="min_ret_102"/></StgValue>
</operation>

<operation id="4686" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3073" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1451  %max_ret_102 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_206, i32 %tempData_data_load_206, i32 %tempData_priority_load_207, i32 %tempData_data_load_207)

]]></node>
<StgValue><ssdm name="max_ret_102"/></StgValue>
</operation>

<operation id="4687" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3078" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1456  %tempData_priority_load_208 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_208"/></StgValue>
</operation>

<operation id="4688" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3079" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1457  %tempData_data_load_208 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_208"/></StgValue>
</operation>

<operation id="4689" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3080" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1458  %tempData_priority_load_209 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_209"/></StgValue>
</operation>

<operation id="4690" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3081" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1459  %tempData_data_load_209 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_209"/></StgValue>
</operation>

<operation id="4691" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3092" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1470  %tempData_priority_load_210 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_210"/></StgValue>
</operation>

<operation id="4692" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3093" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1471  %tempData_data_load_210 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_210"/></StgValue>
</operation>

<operation id="4693" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3094" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1472  %tempData_priority_load_211 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_211"/></StgValue>
</operation>

<operation id="4694" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3095" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1473  %tempData_data_load_211 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_211"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="4695" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2340" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:718  %min_ret_50 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_102, i32 %tempData_data_load_102, i32 %tempData_priority_load_103, i32 %tempData_data_load_103)

]]></node>
<StgValue><ssdm name="min_ret_50"/></StgValue>
</operation>

<operation id="4696" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:719  %p_0_0_50 = extractvalue { i32, i32 } %min_ret_50, 0

]]></node>
<StgValue><ssdm name="p_0_0_50"/></StgValue>
</operation>

<operation id="4697" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2342" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:720  %p_1_0_50 = extractvalue { i32, i32 } %min_ret_50, 1

]]></node>
<StgValue><ssdm name="p_1_0_50"/></StgValue>
</operation>

<operation id="4698" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3048" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1426  store i32 %p_05_0_100, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4699" st_id="309" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3049" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1427  store i32 %p_16_0_100, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 203), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4700" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1432  %min_ret_101 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_204, i32 %tempData_data_load_204, i32 %tempData_priority_load_205, i32 %tempData_data_load_205)

]]></node>
<StgValue><ssdm name="min_ret_101"/></StgValue>
</operation>

<operation id="4701" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3055" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1433  %p_0_0_101 = extractvalue { i32, i32 } %min_ret_101, 0

]]></node>
<StgValue><ssdm name="p_0_0_101"/></StgValue>
</operation>

<operation id="4702" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3056" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1434  %p_1_0_101 = extractvalue { i32, i32 } %min_ret_101, 1

]]></node>
<StgValue><ssdm name="p_1_0_101"/></StgValue>
</operation>

<operation id="4703" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3059" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1437  %max_ret_101 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_204, i32 %tempData_data_load_204, i32 %tempData_priority_load_205, i32 %tempData_data_load_205)

]]></node>
<StgValue><ssdm name="max_ret_101"/></StgValue>
</operation>

<operation id="4704" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3060" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1438  %p_05_0_101 = extractvalue { i32, i32 } %max_ret_101, 0

]]></node>
<StgValue><ssdm name="p_05_0_101"/></StgValue>
</operation>

<operation id="4705" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3061" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1439  %p_16_0_101 = extractvalue { i32, i32 } %max_ret_101, 1

]]></node>
<StgValue><ssdm name="p_16_0_101"/></StgValue>
</operation>

<operation id="4706" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1446  %min_ret_102 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_206, i32 %tempData_data_load_206, i32 %tempData_priority_load_207, i32 %tempData_data_load_207)

]]></node>
<StgValue><ssdm name="min_ret_102"/></StgValue>
</operation>

<operation id="4707" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3069" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1447  %p_0_0_102 = extractvalue { i32, i32 } %min_ret_102, 0

]]></node>
<StgValue><ssdm name="p_0_0_102"/></StgValue>
</operation>

<operation id="4708" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3070" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1448  %p_1_0_102 = extractvalue { i32, i32 } %min_ret_102, 1

]]></node>
<StgValue><ssdm name="p_1_0_102"/></StgValue>
</operation>

<operation id="4709" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3073" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1451  %max_ret_102 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_206, i32 %tempData_data_load_206, i32 %tempData_priority_load_207, i32 %tempData_data_load_207)

]]></node>
<StgValue><ssdm name="max_ret_102"/></StgValue>
</operation>

<operation id="4710" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3074" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1452  %p_05_0_102 = extractvalue { i32, i32 } %max_ret_102, 0

]]></node>
<StgValue><ssdm name="p_05_0_102"/></StgValue>
</operation>

<operation id="4711" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3075" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1453  %p_16_0_102 = extractvalue { i32, i32 } %max_ret_102, 1

]]></node>
<StgValue><ssdm name="p_16_0_102"/></StgValue>
</operation>

<operation id="4712" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3092" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1470  %tempData_priority_load_210 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_210"/></StgValue>
</operation>

<operation id="4713" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3093" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1471  %tempData_data_load_210 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_210"/></StgValue>
</operation>

<operation id="4714" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3094" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1472  %tempData_priority_load_211 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_211"/></StgValue>
</operation>

<operation id="4715" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3095" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1473  %tempData_data_load_211 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_211"/></StgValue>
</operation>

<operation id="4716" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3106" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1484  %tempData_priority_load_212 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_212"/></StgValue>
</operation>

<operation id="4717" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3107" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1485  %tempData_data_load_212 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_212"/></StgValue>
</operation>

<operation id="4718" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3108" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1486  %tempData_priority_load_213 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_213"/></StgValue>
</operation>

<operation id="4719" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1487  %tempData_data_load_213 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_213"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="4720" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:721  store i32 %p_0_0_50, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4721" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:722  store i32 %p_1_0_50, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 102), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4722" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2354" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:732  %min_ret_51 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_104, i32 %tempData_data_load_104, i32 %tempData_priority_load_105, i32 %tempData_data_load_105)

]]></node>
<StgValue><ssdm name="min_ret_51"/></StgValue>
</operation>

<operation id="4723" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3062" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1440  store i32 %p_05_0_101, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4724" st_id="310" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3063" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1441  store i32 %p_16_0_101, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 205), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4725" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3082" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1460  %min_ret_103 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_208, i32 %tempData_data_load_208, i32 %tempData_priority_load_209, i32 %tempData_data_load_209)

]]></node>
<StgValue><ssdm name="min_ret_103"/></StgValue>
</operation>

<operation id="4726" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3087" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1465  %max_ret_103 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_208, i32 %tempData_data_load_208, i32 %tempData_priority_load_209, i32 %tempData_data_load_209)

]]></node>
<StgValue><ssdm name="max_ret_103"/></StgValue>
</operation>

<operation id="4727" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3096" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1474  %min_ret_104 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_210, i32 %tempData_data_load_210, i32 %tempData_priority_load_211, i32 %tempData_data_load_211)

]]></node>
<StgValue><ssdm name="min_ret_104"/></StgValue>
</operation>

<operation id="4728" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3101" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1479  %max_ret_104 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_210, i32 %tempData_data_load_210, i32 %tempData_priority_load_211, i32 %tempData_data_load_211)

]]></node>
<StgValue><ssdm name="max_ret_104"/></StgValue>
</operation>

<operation id="4729" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3106" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1484  %tempData_priority_load_212 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_212"/></StgValue>
</operation>

<operation id="4730" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3107" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1485  %tempData_data_load_212 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_212"/></StgValue>
</operation>

<operation id="4731" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3108" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1486  %tempData_priority_load_213 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_213"/></StgValue>
</operation>

<operation id="4732" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1487  %tempData_data_load_213 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_213"/></StgValue>
</operation>

<operation id="4733" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3120" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1498  %tempData_priority_load_214 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_214"/></StgValue>
</operation>

<operation id="4734" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3121" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1499  %tempData_data_load_214 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_214"/></StgValue>
</operation>

<operation id="4735" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3122" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1500  %tempData_priority_load_215 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_215"/></StgValue>
</operation>

<operation id="4736" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3123" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1501  %tempData_data_load_215 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_215"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="4737" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2354" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:732  %min_ret_51 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_104, i32 %tempData_data_load_104, i32 %tempData_priority_load_105, i32 %tempData_data_load_105)

]]></node>
<StgValue><ssdm name="min_ret_51"/></StgValue>
</operation>

<operation id="4738" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:733  %p_0_0_51 = extractvalue { i32, i32 } %min_ret_51, 0

]]></node>
<StgValue><ssdm name="p_0_0_51"/></StgValue>
</operation>

<operation id="4739" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2356" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:734  %p_1_0_51 = extractvalue { i32, i32 } %min_ret_51, 1

]]></node>
<StgValue><ssdm name="p_1_0_51"/></StgValue>
</operation>

<operation id="4740" st_id="311" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3076" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1454  store i32 %p_05_0_102, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4741" st_id="311" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3077" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1455  store i32 %p_16_0_102, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 207), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4742" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3082" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1460  %min_ret_103 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_208, i32 %tempData_data_load_208, i32 %tempData_priority_load_209, i32 %tempData_data_load_209)

]]></node>
<StgValue><ssdm name="min_ret_103"/></StgValue>
</operation>

<operation id="4743" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3083" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1461  %p_0_0_103 = extractvalue { i32, i32 } %min_ret_103, 0

]]></node>
<StgValue><ssdm name="p_0_0_103"/></StgValue>
</operation>

<operation id="4744" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3084" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1462  %p_1_0_103 = extractvalue { i32, i32 } %min_ret_103, 1

]]></node>
<StgValue><ssdm name="p_1_0_103"/></StgValue>
</operation>

<operation id="4745" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3087" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1465  %max_ret_103 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_208, i32 %tempData_data_load_208, i32 %tempData_priority_load_209, i32 %tempData_data_load_209)

]]></node>
<StgValue><ssdm name="max_ret_103"/></StgValue>
</operation>

<operation id="4746" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3088" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1466  %p_05_0_103 = extractvalue { i32, i32 } %max_ret_103, 0

]]></node>
<StgValue><ssdm name="p_05_0_103"/></StgValue>
</operation>

<operation id="4747" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1467  %p_16_0_103 = extractvalue { i32, i32 } %max_ret_103, 1

]]></node>
<StgValue><ssdm name="p_16_0_103"/></StgValue>
</operation>

<operation id="4748" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3096" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1474  %min_ret_104 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_210, i32 %tempData_data_load_210, i32 %tempData_priority_load_211, i32 %tempData_data_load_211)

]]></node>
<StgValue><ssdm name="min_ret_104"/></StgValue>
</operation>

<operation id="4749" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3097" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1475  %p_0_0_104 = extractvalue { i32, i32 } %min_ret_104, 0

]]></node>
<StgValue><ssdm name="p_0_0_104"/></StgValue>
</operation>

<operation id="4750" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3098" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1476  %p_1_0_104 = extractvalue { i32, i32 } %min_ret_104, 1

]]></node>
<StgValue><ssdm name="p_1_0_104"/></StgValue>
</operation>

<operation id="4751" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3101" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1479  %max_ret_104 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_210, i32 %tempData_data_load_210, i32 %tempData_priority_load_211, i32 %tempData_data_load_211)

]]></node>
<StgValue><ssdm name="max_ret_104"/></StgValue>
</operation>

<operation id="4752" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3102" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1480  %p_05_0_104 = extractvalue { i32, i32 } %max_ret_104, 0

]]></node>
<StgValue><ssdm name="p_05_0_104"/></StgValue>
</operation>

<operation id="4753" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3103" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1481  %p_16_0_104 = extractvalue { i32, i32 } %max_ret_104, 1

]]></node>
<StgValue><ssdm name="p_16_0_104"/></StgValue>
</operation>

<operation id="4754" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3120" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1498  %tempData_priority_load_214 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_214"/></StgValue>
</operation>

<operation id="4755" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3121" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1499  %tempData_data_load_214 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_214"/></StgValue>
</operation>

<operation id="4756" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3122" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1500  %tempData_priority_load_215 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_215"/></StgValue>
</operation>

<operation id="4757" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3123" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1501  %tempData_data_load_215 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_215"/></StgValue>
</operation>

<operation id="4758" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3134" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1512  %tempData_priority_load_216 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_216"/></StgValue>
</operation>

<operation id="4759" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3135" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1513  %tempData_data_load_216 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_216"/></StgValue>
</operation>

<operation id="4760" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3136" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1514  %tempData_priority_load_217 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_217"/></StgValue>
</operation>

<operation id="4761" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3137" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1515  %tempData_data_load_217 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_217"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="4762" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:735  store i32 %p_0_0_51, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4763" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2358" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:736  store i32 %p_1_0_51, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 104), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4764" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:746  %min_ret_52 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_106, i32 %tempData_data_load_106, i32 %tempData_priority_load_107, i32 %tempData_data_load_107)

]]></node>
<StgValue><ssdm name="min_ret_52"/></StgValue>
</operation>

<operation id="4765" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3090" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1468  store i32 %p_05_0_103, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4766" st_id="312" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3091" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1469  store i32 %p_16_0_103, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 209), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4767" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1488  %min_ret_105 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_212, i32 %tempData_data_load_212, i32 %tempData_priority_load_213, i32 %tempData_data_load_213)

]]></node>
<StgValue><ssdm name="min_ret_105"/></StgValue>
</operation>

<operation id="4768" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3115" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1493  %max_ret_105 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_212, i32 %tempData_data_load_212, i32 %tempData_priority_load_213, i32 %tempData_data_load_213)

]]></node>
<StgValue><ssdm name="max_ret_105"/></StgValue>
</operation>

<operation id="4769" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3124" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1502  %min_ret_106 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_214, i32 %tempData_data_load_214, i32 %tempData_priority_load_215, i32 %tempData_data_load_215)

]]></node>
<StgValue><ssdm name="min_ret_106"/></StgValue>
</operation>

<operation id="4770" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3129" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1507  %max_ret_106 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_214, i32 %tempData_data_load_214, i32 %tempData_priority_load_215, i32 %tempData_data_load_215)

]]></node>
<StgValue><ssdm name="max_ret_106"/></StgValue>
</operation>

<operation id="4771" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3134" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1512  %tempData_priority_load_216 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_216"/></StgValue>
</operation>

<operation id="4772" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3135" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1513  %tempData_data_load_216 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_216"/></StgValue>
</operation>

<operation id="4773" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3136" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1514  %tempData_priority_load_217 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_217"/></StgValue>
</operation>

<operation id="4774" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3137" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1515  %tempData_data_load_217 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_217"/></StgValue>
</operation>

<operation id="4775" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3148" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1526  %tempData_priority_load_218 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_218"/></StgValue>
</operation>

<operation id="4776" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3149" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1527  %tempData_data_load_218 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_218"/></StgValue>
</operation>

<operation id="4777" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3150" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1528  %tempData_priority_load_219 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_219"/></StgValue>
</operation>

<operation id="4778" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1529  %tempData_data_load_219 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_219"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="4779" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:746  %min_ret_52 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_106, i32 %tempData_data_load_106, i32 %tempData_priority_load_107, i32 %tempData_data_load_107)

]]></node>
<StgValue><ssdm name="min_ret_52"/></StgValue>
</operation>

<operation id="4780" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:747  %p_0_0_52 = extractvalue { i32, i32 } %min_ret_52, 0

]]></node>
<StgValue><ssdm name="p_0_0_52"/></StgValue>
</operation>

<operation id="4781" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:748  %p_1_0_52 = extractvalue { i32, i32 } %min_ret_52, 1

]]></node>
<StgValue><ssdm name="p_1_0_52"/></StgValue>
</operation>

<operation id="4782" st_id="313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1482  store i32 %p_05_0_104, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4783" st_id="313" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1483  store i32 %p_16_0_104, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 211), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4784" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1488  %min_ret_105 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_212, i32 %tempData_data_load_212, i32 %tempData_priority_load_213, i32 %tempData_data_load_213)

]]></node>
<StgValue><ssdm name="min_ret_105"/></StgValue>
</operation>

<operation id="4785" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3111" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1489  %p_0_0_105 = extractvalue { i32, i32 } %min_ret_105, 0

]]></node>
<StgValue><ssdm name="p_0_0_105"/></StgValue>
</operation>

<operation id="4786" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3112" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1490  %p_1_0_105 = extractvalue { i32, i32 } %min_ret_105, 1

]]></node>
<StgValue><ssdm name="p_1_0_105"/></StgValue>
</operation>

<operation id="4787" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3115" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1493  %max_ret_105 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_212, i32 %tempData_data_load_212, i32 %tempData_priority_load_213, i32 %tempData_data_load_213)

]]></node>
<StgValue><ssdm name="max_ret_105"/></StgValue>
</operation>

<operation id="4788" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3116" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1494  %p_05_0_105 = extractvalue { i32, i32 } %max_ret_105, 0

]]></node>
<StgValue><ssdm name="p_05_0_105"/></StgValue>
</operation>

<operation id="4789" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3117" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1495  %p_16_0_105 = extractvalue { i32, i32 } %max_ret_105, 1

]]></node>
<StgValue><ssdm name="p_16_0_105"/></StgValue>
</operation>

<operation id="4790" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3124" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1502  %min_ret_106 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_214, i32 %tempData_data_load_214, i32 %tempData_priority_load_215, i32 %tempData_data_load_215)

]]></node>
<StgValue><ssdm name="min_ret_106"/></StgValue>
</operation>

<operation id="4791" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3125" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1503  %p_0_0_106 = extractvalue { i32, i32 } %min_ret_106, 0

]]></node>
<StgValue><ssdm name="p_0_0_106"/></StgValue>
</operation>

<operation id="4792" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3126" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1504  %p_1_0_106 = extractvalue { i32, i32 } %min_ret_106, 1

]]></node>
<StgValue><ssdm name="p_1_0_106"/></StgValue>
</operation>

<operation id="4793" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3129" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1507  %max_ret_106 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_214, i32 %tempData_data_load_214, i32 %tempData_priority_load_215, i32 %tempData_data_load_215)

]]></node>
<StgValue><ssdm name="max_ret_106"/></StgValue>
</operation>

<operation id="4794" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3130" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1508  %p_05_0_106 = extractvalue { i32, i32 } %max_ret_106, 0

]]></node>
<StgValue><ssdm name="p_05_0_106"/></StgValue>
</operation>

<operation id="4795" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1509  %p_16_0_106 = extractvalue { i32, i32 } %max_ret_106, 1

]]></node>
<StgValue><ssdm name="p_16_0_106"/></StgValue>
</operation>

<operation id="4796" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3148" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1526  %tempData_priority_load_218 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_218"/></StgValue>
</operation>

<operation id="4797" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3149" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1527  %tempData_data_load_218 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_218"/></StgValue>
</operation>

<operation id="4798" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3150" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1528  %tempData_priority_load_219 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_219"/></StgValue>
</operation>

<operation id="4799" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1529  %tempData_data_load_219 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_219"/></StgValue>
</operation>

<operation id="4800" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3162" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1540  %tempData_priority_load_220 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_220"/></StgValue>
</operation>

<operation id="4801" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3163" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1541  %tempData_data_load_220 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_220"/></StgValue>
</operation>

<operation id="4802" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3164" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1542  %tempData_priority_load_221 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_221"/></StgValue>
</operation>

<operation id="4803" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3165" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1543  %tempData_data_load_221 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_221"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="4804" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:749  store i32 %p_0_0_52, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4805" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:750  store i32 %p_1_0_52, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 106), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4806" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2382" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:760  %min_ret_53 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_108, i32 %tempData_data_load_108, i32 %tempData_priority_load_109, i32 %tempData_data_load_109)

]]></node>
<StgValue><ssdm name="min_ret_53"/></StgValue>
</operation>

<operation id="4807" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1496  store i32 %p_05_0_105, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4808" st_id="314" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1497  store i32 %p_16_0_105, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 213), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4809" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3138" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1516  %min_ret_107 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_216, i32 %tempData_data_load_216, i32 %tempData_priority_load_217, i32 %tempData_data_load_217)

]]></node>
<StgValue><ssdm name="min_ret_107"/></StgValue>
</operation>

<operation id="4810" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3143" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1521  %max_ret_107 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_216, i32 %tempData_data_load_216, i32 %tempData_priority_load_217, i32 %tempData_data_load_217)

]]></node>
<StgValue><ssdm name="max_ret_107"/></StgValue>
</operation>

<operation id="4811" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1530  %min_ret_108 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_218, i32 %tempData_data_load_218, i32 %tempData_priority_load_219, i32 %tempData_data_load_219)

]]></node>
<StgValue><ssdm name="min_ret_108"/></StgValue>
</operation>

<operation id="4812" st_id="314" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3157" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1535  %max_ret_108 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_218, i32 %tempData_data_load_218, i32 %tempData_priority_load_219, i32 %tempData_data_load_219)

]]></node>
<StgValue><ssdm name="max_ret_108"/></StgValue>
</operation>

<operation id="4813" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3162" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1540  %tempData_priority_load_220 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_220"/></StgValue>
</operation>

<operation id="4814" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3163" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1541  %tempData_data_load_220 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_220"/></StgValue>
</operation>

<operation id="4815" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3164" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1542  %tempData_priority_load_221 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_221"/></StgValue>
</operation>

<operation id="4816" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3165" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1543  %tempData_data_load_221 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_221"/></StgValue>
</operation>

<operation id="4817" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3176" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1554  %tempData_priority_load_222 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_222"/></StgValue>
</operation>

<operation id="4818" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3177" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1555  %tempData_data_load_222 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_222"/></StgValue>
</operation>

<operation id="4819" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3178" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1556  %tempData_priority_load_223 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_223"/></StgValue>
</operation>

<operation id="4820" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3179" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1557  %tempData_data_load_223 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_223"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="4821" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2382" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:760  %min_ret_53 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_108, i32 %tempData_data_load_108, i32 %tempData_priority_load_109, i32 %tempData_data_load_109)

]]></node>
<StgValue><ssdm name="min_ret_53"/></StgValue>
</operation>

<operation id="4822" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:761  %p_0_0_53 = extractvalue { i32, i32 } %min_ret_53, 0

]]></node>
<StgValue><ssdm name="p_0_0_53"/></StgValue>
</operation>

<operation id="4823" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2384" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:762  %p_1_0_53 = extractvalue { i32, i32 } %min_ret_53, 1

]]></node>
<StgValue><ssdm name="p_1_0_53"/></StgValue>
</operation>

<operation id="4824" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1510  store i32 %p_05_0_106, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4825" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1511  store i32 %p_16_0_106, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 215), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4826" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3138" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1516  %min_ret_107 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_216, i32 %tempData_data_load_216, i32 %tempData_priority_load_217, i32 %tempData_data_load_217)

]]></node>
<StgValue><ssdm name="min_ret_107"/></StgValue>
</operation>

<operation id="4827" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3139" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1517  %p_0_0_107 = extractvalue { i32, i32 } %min_ret_107, 0

]]></node>
<StgValue><ssdm name="p_0_0_107"/></StgValue>
</operation>

<operation id="4828" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3140" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1518  %p_1_0_107 = extractvalue { i32, i32 } %min_ret_107, 1

]]></node>
<StgValue><ssdm name="p_1_0_107"/></StgValue>
</operation>

<operation id="4829" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3143" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1521  %max_ret_107 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_216, i32 %tempData_data_load_216, i32 %tempData_priority_load_217, i32 %tempData_data_load_217)

]]></node>
<StgValue><ssdm name="max_ret_107"/></StgValue>
</operation>

<operation id="4830" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3144" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1522  %p_05_0_107 = extractvalue { i32, i32 } %max_ret_107, 0

]]></node>
<StgValue><ssdm name="p_05_0_107"/></StgValue>
</operation>

<operation id="4831" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3145" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1523  %p_16_0_107 = extractvalue { i32, i32 } %max_ret_107, 1

]]></node>
<StgValue><ssdm name="p_16_0_107"/></StgValue>
</operation>

<operation id="4832" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1530  %min_ret_108 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_218, i32 %tempData_data_load_218, i32 %tempData_priority_load_219, i32 %tempData_data_load_219)

]]></node>
<StgValue><ssdm name="min_ret_108"/></StgValue>
</operation>

<operation id="4833" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3153" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1531  %p_0_0_108 = extractvalue { i32, i32 } %min_ret_108, 0

]]></node>
<StgValue><ssdm name="p_0_0_108"/></StgValue>
</operation>

<operation id="4834" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3154" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1532  %p_1_0_108 = extractvalue { i32, i32 } %min_ret_108, 1

]]></node>
<StgValue><ssdm name="p_1_0_108"/></StgValue>
</operation>

<operation id="4835" st_id="315" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3157" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1535  %max_ret_108 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_218, i32 %tempData_data_load_218, i32 %tempData_priority_load_219, i32 %tempData_data_load_219)

]]></node>
<StgValue><ssdm name="max_ret_108"/></StgValue>
</operation>

<operation id="4836" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3158" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1536  %p_05_0_108 = extractvalue { i32, i32 } %max_ret_108, 0

]]></node>
<StgValue><ssdm name="p_05_0_108"/></StgValue>
</operation>

<operation id="4837" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3159" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1537  %p_16_0_108 = extractvalue { i32, i32 } %max_ret_108, 1

]]></node>
<StgValue><ssdm name="p_16_0_108"/></StgValue>
</operation>

<operation id="4838" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3176" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1554  %tempData_priority_load_222 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_222"/></StgValue>
</operation>

<operation id="4839" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3177" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1555  %tempData_data_load_222 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_222"/></StgValue>
</operation>

<operation id="4840" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3178" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1556  %tempData_priority_load_223 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_223"/></StgValue>
</operation>

<operation id="4841" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3179" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1557  %tempData_data_load_223 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_223"/></StgValue>
</operation>

<operation id="4842" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3190" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1568  %tempData_priority_load_224 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_224"/></StgValue>
</operation>

<operation id="4843" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3191" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1569  %tempData_data_load_224 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_224"/></StgValue>
</operation>

<operation id="4844" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3192" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1570  %tempData_priority_load_225 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_225"/></StgValue>
</operation>

<operation id="4845" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3193" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1571  %tempData_data_load_225 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_225"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="4846" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:763  store i32 %p_0_0_53, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4847" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:764  store i32 %p_1_0_53, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 108), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4848" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2396" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:774  %min_ret_54 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_110, i32 %tempData_data_load_110, i32 %tempData_priority_load_111, i32 %tempData_data_load_111)

]]></node>
<StgValue><ssdm name="min_ret_54"/></StgValue>
</operation>

<operation id="4849" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1524  store i32 %p_05_0_107, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4850" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1525  store i32 %p_16_0_107, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 217), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3166" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1544  %min_ret_109 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_220, i32 %tempData_data_load_220, i32 %tempData_priority_load_221, i32 %tempData_data_load_221)

]]></node>
<StgValue><ssdm name="min_ret_109"/></StgValue>
</operation>

<operation id="4852" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1549  %max_ret_109 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_220, i32 %tempData_data_load_220, i32 %tempData_priority_load_221, i32 %tempData_data_load_221)

]]></node>
<StgValue><ssdm name="max_ret_109"/></StgValue>
</operation>

<operation id="4853" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3180" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1558  %min_ret_110 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_222, i32 %tempData_data_load_222, i32 %tempData_priority_load_223, i32 %tempData_data_load_223)

]]></node>
<StgValue><ssdm name="min_ret_110"/></StgValue>
</operation>

<operation id="4854" st_id="316" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3185" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1563  %max_ret_110 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_222, i32 %tempData_data_load_222, i32 %tempData_priority_load_223, i32 %tempData_data_load_223)

]]></node>
<StgValue><ssdm name="max_ret_110"/></StgValue>
</operation>

<operation id="4855" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3190" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1568  %tempData_priority_load_224 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_224"/></StgValue>
</operation>

<operation id="4856" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3191" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1569  %tempData_data_load_224 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_224"/></StgValue>
</operation>

<operation id="4857" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3192" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1570  %tempData_priority_load_225 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_225"/></StgValue>
</operation>

<operation id="4858" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3193" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1571  %tempData_data_load_225 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_225"/></StgValue>
</operation>

<operation id="4859" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3204" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1582  %tempData_priority_load_226 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_226"/></StgValue>
</operation>

<operation id="4860" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3205" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1583  %tempData_data_load_226 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_226"/></StgValue>
</operation>

<operation id="4861" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3206" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1584  %tempData_priority_load_227 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_227"/></StgValue>
</operation>

<operation id="4862" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3207" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1585  %tempData_data_load_227 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_227"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="4863" st_id="317" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2396" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:774  %min_ret_54 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_110, i32 %tempData_data_load_110, i32 %tempData_priority_load_111, i32 %tempData_data_load_111)

]]></node>
<StgValue><ssdm name="min_ret_54"/></StgValue>
</operation>

<operation id="4864" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:775  %p_0_0_54 = extractvalue { i32, i32 } %min_ret_54, 0

]]></node>
<StgValue><ssdm name="p_0_0_54"/></StgValue>
</operation>

<operation id="4865" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2398" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:776  %p_1_0_54 = extractvalue { i32, i32 } %min_ret_54, 1

]]></node>
<StgValue><ssdm name="p_1_0_54"/></StgValue>
</operation>

<operation id="4866" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1538  store i32 %p_05_0_108, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4867" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1539  store i32 %p_16_0_108, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 219), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4868" st_id="317" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3166" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1544  %min_ret_109 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_220, i32 %tempData_data_load_220, i32 %tempData_priority_load_221, i32 %tempData_data_load_221)

]]></node>
<StgValue><ssdm name="min_ret_109"/></StgValue>
</operation>

<operation id="4869" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3167" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1545  %p_0_0_109 = extractvalue { i32, i32 } %min_ret_109, 0

]]></node>
<StgValue><ssdm name="p_0_0_109"/></StgValue>
</operation>

<operation id="4870" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3168" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1546  %p_1_0_109 = extractvalue { i32, i32 } %min_ret_109, 1

]]></node>
<StgValue><ssdm name="p_1_0_109"/></StgValue>
</operation>

<operation id="4871" st_id="317" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1549  %max_ret_109 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_220, i32 %tempData_data_load_220, i32 %tempData_priority_load_221, i32 %tempData_data_load_221)

]]></node>
<StgValue><ssdm name="max_ret_109"/></StgValue>
</operation>

<operation id="4872" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3172" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1550  %p_05_0_109 = extractvalue { i32, i32 } %max_ret_109, 0

]]></node>
<StgValue><ssdm name="p_05_0_109"/></StgValue>
</operation>

<operation id="4873" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1551  %p_16_0_109 = extractvalue { i32, i32 } %max_ret_109, 1

]]></node>
<StgValue><ssdm name="p_16_0_109"/></StgValue>
</operation>

<operation id="4874" st_id="317" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3180" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1558  %min_ret_110 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_222, i32 %tempData_data_load_222, i32 %tempData_priority_load_223, i32 %tempData_data_load_223)

]]></node>
<StgValue><ssdm name="min_ret_110"/></StgValue>
</operation>

<operation id="4875" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3181" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1559  %p_0_0_110 = extractvalue { i32, i32 } %min_ret_110, 0

]]></node>
<StgValue><ssdm name="p_0_0_110"/></StgValue>
</operation>

<operation id="4876" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3182" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1560  %p_1_0_110 = extractvalue { i32, i32 } %min_ret_110, 1

]]></node>
<StgValue><ssdm name="p_1_0_110"/></StgValue>
</operation>

<operation id="4877" st_id="317" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3185" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1563  %max_ret_110 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_222, i32 %tempData_data_load_222, i32 %tempData_priority_load_223, i32 %tempData_data_load_223)

]]></node>
<StgValue><ssdm name="max_ret_110"/></StgValue>
</operation>

<operation id="4878" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3186" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1564  %p_05_0_110 = extractvalue { i32, i32 } %max_ret_110, 0

]]></node>
<StgValue><ssdm name="p_05_0_110"/></StgValue>
</operation>

<operation id="4879" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3187" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1565  %p_16_0_110 = extractvalue { i32, i32 } %max_ret_110, 1

]]></node>
<StgValue><ssdm name="p_16_0_110"/></StgValue>
</operation>

<operation id="4880" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3204" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1582  %tempData_priority_load_226 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_226"/></StgValue>
</operation>

<operation id="4881" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3205" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1583  %tempData_data_load_226 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_226"/></StgValue>
</operation>

<operation id="4882" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3206" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1584  %tempData_priority_load_227 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_227"/></StgValue>
</operation>

<operation id="4883" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3207" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1585  %tempData_data_load_227 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_227"/></StgValue>
</operation>

<operation id="4884" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3218" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1596  %tempData_priority_load_228 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_228"/></StgValue>
</operation>

<operation id="4885" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3219" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1597  %tempData_data_load_228 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_228"/></StgValue>
</operation>

<operation id="4886" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3220" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1598  %tempData_priority_load_229 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_229"/></StgValue>
</operation>

<operation id="4887" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3221" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1599  %tempData_data_load_229 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_229"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="4888" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2399" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:777  store i32 %p_0_0_54, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4889" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2400" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:778  store i32 %p_1_0_54, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 110), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4890" st_id="318" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2410" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:788  %min_ret_55 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_112, i32 %tempData_data_load_112, i32 %tempData_priority_load_113, i32 %tempData_data_load_113)

]]></node>
<StgValue><ssdm name="min_ret_55"/></StgValue>
</operation>

<operation id="4891" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1552  store i32 %p_05_0_109, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4892" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1553  store i32 %p_16_0_109, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 221), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4893" st_id="318" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1572  %min_ret_111 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_224, i32 %tempData_data_load_224, i32 %tempData_priority_load_225, i32 %tempData_data_load_225)

]]></node>
<StgValue><ssdm name="min_ret_111"/></StgValue>
</operation>

<operation id="4894" st_id="318" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3199" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1577  %max_ret_111 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_224, i32 %tempData_data_load_224, i32 %tempData_priority_load_225, i32 %tempData_data_load_225)

]]></node>
<StgValue><ssdm name="max_ret_111"/></StgValue>
</operation>

<operation id="4895" st_id="318" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3208" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1586  %min_ret_112 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_226, i32 %tempData_data_load_226, i32 %tempData_priority_load_227, i32 %tempData_data_load_227)

]]></node>
<StgValue><ssdm name="min_ret_112"/></StgValue>
</operation>

<operation id="4896" st_id="318" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3213" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1591  %max_ret_112 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_226, i32 %tempData_data_load_226, i32 %tempData_priority_load_227, i32 %tempData_data_load_227)

]]></node>
<StgValue><ssdm name="max_ret_112"/></StgValue>
</operation>

<operation id="4897" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3218" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1596  %tempData_priority_load_228 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_228"/></StgValue>
</operation>

<operation id="4898" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3219" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1597  %tempData_data_load_228 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_228"/></StgValue>
</operation>

<operation id="4899" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3220" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1598  %tempData_priority_load_229 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_229"/></StgValue>
</operation>

<operation id="4900" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3221" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1599  %tempData_data_load_229 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_229"/></StgValue>
</operation>

<operation id="4901" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3232" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1610  %tempData_priority_load_230 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_230"/></StgValue>
</operation>

<operation id="4902" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3233" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1611  %tempData_data_load_230 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_230"/></StgValue>
</operation>

<operation id="4903" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3234" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1612  %tempData_priority_load_231 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_231"/></StgValue>
</operation>

<operation id="4904" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3235" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1613  %tempData_data_load_231 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_231"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="4905" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2410" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:788  %min_ret_55 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_112, i32 %tempData_data_load_112, i32 %tempData_priority_load_113, i32 %tempData_data_load_113)

]]></node>
<StgValue><ssdm name="min_ret_55"/></StgValue>
</operation>

<operation id="4906" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:789  %p_0_0_55 = extractvalue { i32, i32 } %min_ret_55, 0

]]></node>
<StgValue><ssdm name="p_0_0_55"/></StgValue>
</operation>

<operation id="4907" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2412" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:790  %p_1_0_55 = extractvalue { i32, i32 } %min_ret_55, 1

]]></node>
<StgValue><ssdm name="p_1_0_55"/></StgValue>
</operation>

<operation id="4908" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1566  store i32 %p_05_0_110, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4909" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1567  store i32 %p_16_0_110, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 223), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4910" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1572  %min_ret_111 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_224, i32 %tempData_data_load_224, i32 %tempData_priority_load_225, i32 %tempData_data_load_225)

]]></node>
<StgValue><ssdm name="min_ret_111"/></StgValue>
</operation>

<operation id="4911" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3195" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1573  %p_0_0_111 = extractvalue { i32, i32 } %min_ret_111, 0

]]></node>
<StgValue><ssdm name="p_0_0_111"/></StgValue>
</operation>

<operation id="4912" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3196" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1574  %p_1_0_111 = extractvalue { i32, i32 } %min_ret_111, 1

]]></node>
<StgValue><ssdm name="p_1_0_111"/></StgValue>
</operation>

<operation id="4913" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3199" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1577  %max_ret_111 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_224, i32 %tempData_data_load_224, i32 %tempData_priority_load_225, i32 %tempData_data_load_225)

]]></node>
<StgValue><ssdm name="max_ret_111"/></StgValue>
</operation>

<operation id="4914" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3200" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1578  %p_05_0_111 = extractvalue { i32, i32 } %max_ret_111, 0

]]></node>
<StgValue><ssdm name="p_05_0_111"/></StgValue>
</operation>

<operation id="4915" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3201" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1579  %p_16_0_111 = extractvalue { i32, i32 } %max_ret_111, 1

]]></node>
<StgValue><ssdm name="p_16_0_111"/></StgValue>
</operation>

<operation id="4916" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3208" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1586  %min_ret_112 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_226, i32 %tempData_data_load_226, i32 %tempData_priority_load_227, i32 %tempData_data_load_227)

]]></node>
<StgValue><ssdm name="min_ret_112"/></StgValue>
</operation>

<operation id="4917" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3209" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1587  %p_0_0_112 = extractvalue { i32, i32 } %min_ret_112, 0

]]></node>
<StgValue><ssdm name="p_0_0_112"/></StgValue>
</operation>

<operation id="4918" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3210" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1588  %p_1_0_112 = extractvalue { i32, i32 } %min_ret_112, 1

]]></node>
<StgValue><ssdm name="p_1_0_112"/></StgValue>
</operation>

<operation id="4919" st_id="319" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3213" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1591  %max_ret_112 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_226, i32 %tempData_data_load_226, i32 %tempData_priority_load_227, i32 %tempData_data_load_227)

]]></node>
<StgValue><ssdm name="max_ret_112"/></StgValue>
</operation>

<operation id="4920" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3214" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1592  %p_05_0_112 = extractvalue { i32, i32 } %max_ret_112, 0

]]></node>
<StgValue><ssdm name="p_05_0_112"/></StgValue>
</operation>

<operation id="4921" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1593  %p_16_0_112 = extractvalue { i32, i32 } %max_ret_112, 1

]]></node>
<StgValue><ssdm name="p_16_0_112"/></StgValue>
</operation>

<operation id="4922" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3232" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1610  %tempData_priority_load_230 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_230"/></StgValue>
</operation>

<operation id="4923" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3233" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1611  %tempData_data_load_230 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_230"/></StgValue>
</operation>

<operation id="4924" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3234" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1612  %tempData_priority_load_231 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_231"/></StgValue>
</operation>

<operation id="4925" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3235" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1613  %tempData_data_load_231 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_231"/></StgValue>
</operation>

<operation id="4926" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3246" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1624  %tempData_priority_load_232 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_232"/></StgValue>
</operation>

<operation id="4927" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3247" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1625  %tempData_data_load_232 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_232"/></StgValue>
</operation>

<operation id="4928" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3248" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1626  %tempData_priority_load_233 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_233"/></StgValue>
</operation>

<operation id="4929" st_id="319" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3249" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1627  %tempData_data_load_233 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_233"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="4930" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2413" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:791  store i32 %p_0_0_55, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4931" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2414" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:792  store i32 %p_1_0_55, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 112), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4932" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2424" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:802  %min_ret_56 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_114, i32 %tempData_data_load_114, i32 %tempData_priority_load_115, i32 %tempData_data_load_115)

]]></node>
<StgValue><ssdm name="min_ret_56"/></StgValue>
</operation>

<operation id="4933" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1580  store i32 %p_05_0_111, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4934" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1581  store i32 %p_16_0_111, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 225), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4935" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3222" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1600  %min_ret_113 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_228, i32 %tempData_data_load_228, i32 %tempData_priority_load_229, i32 %tempData_data_load_229)

]]></node>
<StgValue><ssdm name="min_ret_113"/></StgValue>
</operation>

<operation id="4936" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3227" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1605  %max_ret_113 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_228, i32 %tempData_data_load_228, i32 %tempData_priority_load_229, i32 %tempData_data_load_229)

]]></node>
<StgValue><ssdm name="max_ret_113"/></StgValue>
</operation>

<operation id="4937" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1614  %min_ret_114 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_230, i32 %tempData_data_load_230, i32 %tempData_priority_load_231, i32 %tempData_data_load_231)

]]></node>
<StgValue><ssdm name="min_ret_114"/></StgValue>
</operation>

<operation id="4938" st_id="320" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3241" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1619  %max_ret_114 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_230, i32 %tempData_data_load_230, i32 %tempData_priority_load_231, i32 %tempData_data_load_231)

]]></node>
<StgValue><ssdm name="max_ret_114"/></StgValue>
</operation>

<operation id="4939" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3246" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1624  %tempData_priority_load_232 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_232"/></StgValue>
</operation>

<operation id="4940" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3247" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1625  %tempData_data_load_232 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_232"/></StgValue>
</operation>

<operation id="4941" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3248" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1626  %tempData_priority_load_233 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_233"/></StgValue>
</operation>

<operation id="4942" st_id="320" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3249" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1627  %tempData_data_load_233 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_233"/></StgValue>
</operation>

<operation id="4943" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3260" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1638  %tempData_priority_load_234 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_234"/></StgValue>
</operation>

<operation id="4944" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3261" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1639  %tempData_data_load_234 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_234"/></StgValue>
</operation>

<operation id="4945" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3262" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1640  %tempData_priority_load_235 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_235"/></StgValue>
</operation>

<operation id="4946" st_id="320" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3263" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1641  %tempData_data_load_235 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_235"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="4947" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2424" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:802  %min_ret_56 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_114, i32 %tempData_data_load_114, i32 %tempData_priority_load_115, i32 %tempData_data_load_115)

]]></node>
<StgValue><ssdm name="min_ret_56"/></StgValue>
</operation>

<operation id="4948" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:803  %p_0_0_56 = extractvalue { i32, i32 } %min_ret_56, 0

]]></node>
<StgValue><ssdm name="p_0_0_56"/></StgValue>
</operation>

<operation id="4949" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2426" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:804  %p_1_0_56 = extractvalue { i32, i32 } %min_ret_56, 1

]]></node>
<StgValue><ssdm name="p_1_0_56"/></StgValue>
</operation>

<operation id="4950" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1594  store i32 %p_05_0_112, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4951" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1595  store i32 %p_16_0_112, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 227), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4952" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3222" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1600  %min_ret_113 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_228, i32 %tempData_data_load_228, i32 %tempData_priority_load_229, i32 %tempData_data_load_229)

]]></node>
<StgValue><ssdm name="min_ret_113"/></StgValue>
</operation>

<operation id="4953" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3223" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1601  %p_0_0_113 = extractvalue { i32, i32 } %min_ret_113, 0

]]></node>
<StgValue><ssdm name="p_0_0_113"/></StgValue>
</operation>

<operation id="4954" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3224" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1602  %p_1_0_113 = extractvalue { i32, i32 } %min_ret_113, 1

]]></node>
<StgValue><ssdm name="p_1_0_113"/></StgValue>
</operation>

<operation id="4955" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3227" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1605  %max_ret_113 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_228, i32 %tempData_data_load_228, i32 %tempData_priority_load_229, i32 %tempData_data_load_229)

]]></node>
<StgValue><ssdm name="max_ret_113"/></StgValue>
</operation>

<operation id="4956" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3228" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1606  %p_05_0_113 = extractvalue { i32, i32 } %max_ret_113, 0

]]></node>
<StgValue><ssdm name="p_05_0_113"/></StgValue>
</operation>

<operation id="4957" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3229" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1607  %p_16_0_113 = extractvalue { i32, i32 } %max_ret_113, 1

]]></node>
<StgValue><ssdm name="p_16_0_113"/></StgValue>
</operation>

<operation id="4958" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1614  %min_ret_114 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_230, i32 %tempData_data_load_230, i32 %tempData_priority_load_231, i32 %tempData_data_load_231)

]]></node>
<StgValue><ssdm name="min_ret_114"/></StgValue>
</operation>

<operation id="4959" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3237" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1615  %p_0_0_114 = extractvalue { i32, i32 } %min_ret_114, 0

]]></node>
<StgValue><ssdm name="p_0_0_114"/></StgValue>
</operation>

<operation id="4960" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3238" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1616  %p_1_0_114 = extractvalue { i32, i32 } %min_ret_114, 1

]]></node>
<StgValue><ssdm name="p_1_0_114"/></StgValue>
</operation>

<operation id="4961" st_id="321" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3241" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1619  %max_ret_114 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_230, i32 %tempData_data_load_230, i32 %tempData_priority_load_231, i32 %tempData_data_load_231)

]]></node>
<StgValue><ssdm name="max_ret_114"/></StgValue>
</operation>

<operation id="4962" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3242" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1620  %p_05_0_114 = extractvalue { i32, i32 } %max_ret_114, 0

]]></node>
<StgValue><ssdm name="p_05_0_114"/></StgValue>
</operation>

<operation id="4963" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3243" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1621  %p_16_0_114 = extractvalue { i32, i32 } %max_ret_114, 1

]]></node>
<StgValue><ssdm name="p_16_0_114"/></StgValue>
</operation>

<operation id="4964" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3260" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1638  %tempData_priority_load_234 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_234"/></StgValue>
</operation>

<operation id="4965" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3261" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1639  %tempData_data_load_234 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_234"/></StgValue>
</operation>

<operation id="4966" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3262" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1640  %tempData_priority_load_235 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_235"/></StgValue>
</operation>

<operation id="4967" st_id="321" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3263" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1641  %tempData_data_load_235 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_235"/></StgValue>
</operation>

<operation id="4968" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3274" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1652  %tempData_priority_load_236 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_236"/></StgValue>
</operation>

<operation id="4969" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3275" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1653  %tempData_data_load_236 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_236"/></StgValue>
</operation>

<operation id="4970" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3276" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1654  %tempData_priority_load_237 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_237"/></StgValue>
</operation>

<operation id="4971" st_id="321" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3277" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1655  %tempData_data_load_237 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_237"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="4972" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2427" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:805  store i32 %p_0_0_56, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4973" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:806  store i32 %p_1_0_56, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 114), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4974" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2438" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:816  %min_ret_57 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_116, i32 %tempData_data_load_116, i32 %tempData_priority_load_117, i32 %tempData_data_load_117)

]]></node>
<StgValue><ssdm name="min_ret_57"/></StgValue>
</operation>

<operation id="4975" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3230" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1608  store i32 %p_05_0_113, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4976" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3231" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1609  store i32 %p_16_0_113, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 229), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4977" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3250" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1628  %min_ret_115 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_232, i32 %tempData_data_load_232, i32 %tempData_priority_load_233, i32 %tempData_data_load_233)

]]></node>
<StgValue><ssdm name="min_ret_115"/></StgValue>
</operation>

<operation id="4978" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3255" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1633  %max_ret_115 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_232, i32 %tempData_data_load_232, i32 %tempData_priority_load_233, i32 %tempData_data_load_233)

]]></node>
<StgValue><ssdm name="max_ret_115"/></StgValue>
</operation>

<operation id="4979" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3264" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1642  %min_ret_116 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_234, i32 %tempData_data_load_234, i32 %tempData_priority_load_235, i32 %tempData_data_load_235)

]]></node>
<StgValue><ssdm name="min_ret_116"/></StgValue>
</operation>

<operation id="4980" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3269" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1647  %max_ret_116 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_234, i32 %tempData_data_load_234, i32 %tempData_priority_load_235, i32 %tempData_data_load_235)

]]></node>
<StgValue><ssdm name="max_ret_116"/></StgValue>
</operation>

<operation id="4981" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3274" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1652  %tempData_priority_load_236 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_236"/></StgValue>
</operation>

<operation id="4982" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3275" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1653  %tempData_data_load_236 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_236"/></StgValue>
</operation>

<operation id="4983" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3276" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1654  %tempData_priority_load_237 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_237"/></StgValue>
</operation>

<operation id="4984" st_id="322" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3277" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1655  %tempData_data_load_237 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_237"/></StgValue>
</operation>

<operation id="4985" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3288" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1666  %tempData_priority_load_238 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_238"/></StgValue>
</operation>

<operation id="4986" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3289" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1667  %tempData_data_load_238 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_238"/></StgValue>
</operation>

<operation id="4987" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3290" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1668  %tempData_priority_load_239 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_239"/></StgValue>
</operation>

<operation id="4988" st_id="322" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3291" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1669  %tempData_data_load_239 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_239"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="4989" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2438" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:816  %min_ret_57 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_116, i32 %tempData_data_load_116, i32 %tempData_priority_load_117, i32 %tempData_data_load_117)

]]></node>
<StgValue><ssdm name="min_ret_57"/></StgValue>
</operation>

<operation id="4990" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:817  %p_0_0_57 = extractvalue { i32, i32 } %min_ret_57, 0

]]></node>
<StgValue><ssdm name="p_0_0_57"/></StgValue>
</operation>

<operation id="4991" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2440" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:818  %p_1_0_57 = extractvalue { i32, i32 } %min_ret_57, 1

]]></node>
<StgValue><ssdm name="p_1_0_57"/></StgValue>
</operation>

<operation id="4992" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1622  store i32 %p_05_0_114, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4993" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3245" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1623  store i32 %p_16_0_114, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 231), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4994" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3250" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1628  %min_ret_115 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_232, i32 %tempData_data_load_232, i32 %tempData_priority_load_233, i32 %tempData_data_load_233)

]]></node>
<StgValue><ssdm name="min_ret_115"/></StgValue>
</operation>

<operation id="4995" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3251" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1629  %p_0_0_115 = extractvalue { i32, i32 } %min_ret_115, 0

]]></node>
<StgValue><ssdm name="p_0_0_115"/></StgValue>
</operation>

<operation id="4996" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3252" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1630  %p_1_0_115 = extractvalue { i32, i32 } %min_ret_115, 1

]]></node>
<StgValue><ssdm name="p_1_0_115"/></StgValue>
</operation>

<operation id="4997" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3255" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1633  %max_ret_115 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_232, i32 %tempData_data_load_232, i32 %tempData_priority_load_233, i32 %tempData_data_load_233)

]]></node>
<StgValue><ssdm name="max_ret_115"/></StgValue>
</operation>

<operation id="4998" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3256" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1634  %p_05_0_115 = extractvalue { i32, i32 } %max_ret_115, 0

]]></node>
<StgValue><ssdm name="p_05_0_115"/></StgValue>
</operation>

<operation id="4999" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3257" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1635  %p_16_0_115 = extractvalue { i32, i32 } %max_ret_115, 1

]]></node>
<StgValue><ssdm name="p_16_0_115"/></StgValue>
</operation>

<operation id="5000" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3264" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1642  %min_ret_116 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_234, i32 %tempData_data_load_234, i32 %tempData_priority_load_235, i32 %tempData_data_load_235)

]]></node>
<StgValue><ssdm name="min_ret_116"/></StgValue>
</operation>

<operation id="5001" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3265" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1643  %p_0_0_116 = extractvalue { i32, i32 } %min_ret_116, 0

]]></node>
<StgValue><ssdm name="p_0_0_116"/></StgValue>
</operation>

<operation id="5002" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3266" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1644  %p_1_0_116 = extractvalue { i32, i32 } %min_ret_116, 1

]]></node>
<StgValue><ssdm name="p_1_0_116"/></StgValue>
</operation>

<operation id="5003" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3269" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1647  %max_ret_116 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_234, i32 %tempData_data_load_234, i32 %tempData_priority_load_235, i32 %tempData_data_load_235)

]]></node>
<StgValue><ssdm name="max_ret_116"/></StgValue>
</operation>

<operation id="5004" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3270" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1648  %p_05_0_116 = extractvalue { i32, i32 } %max_ret_116, 0

]]></node>
<StgValue><ssdm name="p_05_0_116"/></StgValue>
</operation>

<operation id="5005" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3271" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1649  %p_16_0_116 = extractvalue { i32, i32 } %max_ret_116, 1

]]></node>
<StgValue><ssdm name="p_16_0_116"/></StgValue>
</operation>

<operation id="5006" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3288" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1666  %tempData_priority_load_238 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_238"/></StgValue>
</operation>

<operation id="5007" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3289" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1667  %tempData_data_load_238 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_238"/></StgValue>
</operation>

<operation id="5008" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3290" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1668  %tempData_priority_load_239 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_239"/></StgValue>
</operation>

<operation id="5009" st_id="323" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3291" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1669  %tempData_data_load_239 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_239"/></StgValue>
</operation>

<operation id="5010" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3302" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1680  %tempData_priority_load_240 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_240"/></StgValue>
</operation>

<operation id="5011" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3303" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1681  %tempData_data_load_240 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_240"/></StgValue>
</operation>

<operation id="5012" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3304" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1682  %tempData_priority_load_241 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_241"/></StgValue>
</operation>

<operation id="5013" st_id="323" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3305" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1683  %tempData_data_load_241 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_241"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="5014" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2441" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:819  store i32 %p_0_0_57, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5015" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2442" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:820  store i32 %p_1_0_57, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 116), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5016" st_id="324" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:830  %min_ret_58 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_118, i32 %tempData_data_load_118, i32 %tempData_priority_load_119, i32 %tempData_data_load_119)

]]></node>
<StgValue><ssdm name="min_ret_58"/></StgValue>
</operation>

<operation id="5017" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1636  store i32 %p_05_0_115, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5018" st_id="324" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1637  store i32 %p_16_0_115, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 233), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5019" st_id="324" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1656  %min_ret_117 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_236, i32 %tempData_data_load_236, i32 %tempData_priority_load_237, i32 %tempData_data_load_237)

]]></node>
<StgValue><ssdm name="min_ret_117"/></StgValue>
</operation>

<operation id="5020" st_id="324" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3283" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1661  %max_ret_117 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_236, i32 %tempData_data_load_236, i32 %tempData_priority_load_237, i32 %tempData_data_load_237)

]]></node>
<StgValue><ssdm name="max_ret_117"/></StgValue>
</operation>

<operation id="5021" st_id="324" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3292" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1670  %min_ret_118 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_238, i32 %tempData_data_load_238, i32 %tempData_priority_load_239, i32 %tempData_data_load_239)

]]></node>
<StgValue><ssdm name="min_ret_118"/></StgValue>
</operation>

<operation id="5022" st_id="324" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3297" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1675  %max_ret_118 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_238, i32 %tempData_data_load_238, i32 %tempData_priority_load_239, i32 %tempData_data_load_239)

]]></node>
<StgValue><ssdm name="max_ret_118"/></StgValue>
</operation>

<operation id="5023" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3302" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1680  %tempData_priority_load_240 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_240"/></StgValue>
</operation>

<operation id="5024" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3303" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1681  %tempData_data_load_240 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_240"/></StgValue>
</operation>

<operation id="5025" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3304" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1682  %tempData_priority_load_241 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_241"/></StgValue>
</operation>

<operation id="5026" st_id="324" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3305" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1683  %tempData_data_load_241 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_241"/></StgValue>
</operation>

<operation id="5027" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3316" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1694  %tempData_priority_load_242 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_242"/></StgValue>
</operation>

<operation id="5028" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3317" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1695  %tempData_data_load_242 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_242"/></StgValue>
</operation>

<operation id="5029" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3318" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1696  %tempData_priority_load_243 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_243"/></StgValue>
</operation>

<operation id="5030" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3319" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1697  %tempData_data_load_243 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_243"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="5031" st_id="325" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:830  %min_ret_58 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_118, i32 %tempData_data_load_118, i32 %tempData_priority_load_119, i32 %tempData_data_load_119)

]]></node>
<StgValue><ssdm name="min_ret_58"/></StgValue>
</operation>

<operation id="5032" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2453" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:831  %p_0_0_58 = extractvalue { i32, i32 } %min_ret_58, 0

]]></node>
<StgValue><ssdm name="p_0_0_58"/></StgValue>
</operation>

<operation id="5033" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2454" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:832  %p_1_0_58 = extractvalue { i32, i32 } %min_ret_58, 1

]]></node>
<StgValue><ssdm name="p_1_0_58"/></StgValue>
</operation>

<operation id="5034" st_id="325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1650  store i32 %p_05_0_116, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5035" st_id="325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1651  store i32 %p_16_0_116, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 235), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5036" st_id="325" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3278" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1656  %min_ret_117 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_236, i32 %tempData_data_load_236, i32 %tempData_priority_load_237, i32 %tempData_data_load_237)

]]></node>
<StgValue><ssdm name="min_ret_117"/></StgValue>
</operation>

<operation id="5037" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3279" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1657  %p_0_0_117 = extractvalue { i32, i32 } %min_ret_117, 0

]]></node>
<StgValue><ssdm name="p_0_0_117"/></StgValue>
</operation>

<operation id="5038" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3280" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1658  %p_1_0_117 = extractvalue { i32, i32 } %min_ret_117, 1

]]></node>
<StgValue><ssdm name="p_1_0_117"/></StgValue>
</operation>

<operation id="5039" st_id="325" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3283" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1661  %max_ret_117 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_236, i32 %tempData_data_load_236, i32 %tempData_priority_load_237, i32 %tempData_data_load_237)

]]></node>
<StgValue><ssdm name="max_ret_117"/></StgValue>
</operation>

<operation id="5040" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3284" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1662  %p_05_0_117 = extractvalue { i32, i32 } %max_ret_117, 0

]]></node>
<StgValue><ssdm name="p_05_0_117"/></StgValue>
</operation>

<operation id="5041" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3285" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1663  %p_16_0_117 = extractvalue { i32, i32 } %max_ret_117, 1

]]></node>
<StgValue><ssdm name="p_16_0_117"/></StgValue>
</operation>

<operation id="5042" st_id="325" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3292" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1670  %min_ret_118 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_238, i32 %tempData_data_load_238, i32 %tempData_priority_load_239, i32 %tempData_data_load_239)

]]></node>
<StgValue><ssdm name="min_ret_118"/></StgValue>
</operation>

<operation id="5043" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3293" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1671  %p_0_0_118 = extractvalue { i32, i32 } %min_ret_118, 0

]]></node>
<StgValue><ssdm name="p_0_0_118"/></StgValue>
</operation>

<operation id="5044" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3294" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1672  %p_1_0_118 = extractvalue { i32, i32 } %min_ret_118, 1

]]></node>
<StgValue><ssdm name="p_1_0_118"/></StgValue>
</operation>

<operation id="5045" st_id="325" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3297" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1675  %max_ret_118 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_238, i32 %tempData_data_load_238, i32 %tempData_priority_load_239, i32 %tempData_data_load_239)

]]></node>
<StgValue><ssdm name="max_ret_118"/></StgValue>
</operation>

<operation id="5046" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3298" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1676  %p_05_0_118 = extractvalue { i32, i32 } %max_ret_118, 0

]]></node>
<StgValue><ssdm name="p_05_0_118"/></StgValue>
</operation>

<operation id="5047" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1677  %p_16_0_118 = extractvalue { i32, i32 } %max_ret_118, 1

]]></node>
<StgValue><ssdm name="p_16_0_118"/></StgValue>
</operation>

<operation id="5048" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3316" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1694  %tempData_priority_load_242 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_242"/></StgValue>
</operation>

<operation id="5049" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3317" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1695  %tempData_data_load_242 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_242"/></StgValue>
</operation>

<operation id="5050" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3318" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1696  %tempData_priority_load_243 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_243"/></StgValue>
</operation>

<operation id="5051" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3319" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1697  %tempData_data_load_243 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_243"/></StgValue>
</operation>

<operation id="5052" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3330" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1708  %tempData_priority_load_244 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_244"/></StgValue>
</operation>

<operation id="5053" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3331" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1709  %tempData_data_load_244 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_244"/></StgValue>
</operation>

<operation id="5054" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3332" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1710  %tempData_priority_load_245 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_245"/></StgValue>
</operation>

<operation id="5055" st_id="325" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3333" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1711  %tempData_data_load_245 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_245"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="5056" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:833  store i32 %p_0_0_58, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5057" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:834  store i32 %p_1_0_58, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 118), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5058" st_id="326" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2466" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:844  %min_ret_59 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_120, i32 %tempData_data_load_120, i32 %tempData_priority_load_121, i32 %tempData_data_load_121)

]]></node>
<StgValue><ssdm name="min_ret_59"/></StgValue>
</operation>

<operation id="5059" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1664  store i32 %p_05_0_117, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5060" st_id="326" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1665  store i32 %p_16_0_117, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 237), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5061" st_id="326" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3306" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1684  %min_ret_119 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_240, i32 %tempData_data_load_240, i32 %tempData_priority_load_241, i32 %tempData_data_load_241)

]]></node>
<StgValue><ssdm name="min_ret_119"/></StgValue>
</operation>

<operation id="5062" st_id="326" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3311" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1689  %max_ret_119 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_240, i32 %tempData_data_load_240, i32 %tempData_priority_load_241, i32 %tempData_data_load_241)

]]></node>
<StgValue><ssdm name="max_ret_119"/></StgValue>
</operation>

<operation id="5063" st_id="326" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1698  %min_ret_120 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_242, i32 %tempData_data_load_242, i32 %tempData_priority_load_243, i32 %tempData_data_load_243)

]]></node>
<StgValue><ssdm name="min_ret_120"/></StgValue>
</operation>

<operation id="5064" st_id="326" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3325" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1703  %max_ret_120 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_242, i32 %tempData_data_load_242, i32 %tempData_priority_load_243, i32 %tempData_data_load_243)

]]></node>
<StgValue><ssdm name="max_ret_120"/></StgValue>
</operation>

<operation id="5065" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3330" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1708  %tempData_priority_load_244 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_244"/></StgValue>
</operation>

<operation id="5066" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3331" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1709  %tempData_data_load_244 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_244"/></StgValue>
</operation>

<operation id="5067" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3332" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1710  %tempData_priority_load_245 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_245"/></StgValue>
</operation>

<operation id="5068" st_id="326" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3333" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1711  %tempData_data_load_245 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_245"/></StgValue>
</operation>

<operation id="5069" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3344" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1722  %tempData_priority_load_246 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_246"/></StgValue>
</operation>

<operation id="5070" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3345" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1723  %tempData_data_load_246 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_246"/></StgValue>
</operation>

<operation id="5071" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3346" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1724  %tempData_priority_load_247 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_247"/></StgValue>
</operation>

<operation id="5072" st_id="326" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3347" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1725  %tempData_data_load_247 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_247"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="5073" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2466" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:844  %min_ret_59 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_120, i32 %tempData_data_load_120, i32 %tempData_priority_load_121, i32 %tempData_data_load_121)

]]></node>
<StgValue><ssdm name="min_ret_59"/></StgValue>
</operation>

<operation id="5074" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2467" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:845  %p_0_0_59 = extractvalue { i32, i32 } %min_ret_59, 0

]]></node>
<StgValue><ssdm name="p_0_0_59"/></StgValue>
</operation>

<operation id="5075" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2468" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:846  %p_1_0_59 = extractvalue { i32, i32 } %min_ret_59, 1

]]></node>
<StgValue><ssdm name="p_1_0_59"/></StgValue>
</operation>

<operation id="5076" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1678  store i32 %p_05_0_118, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5077" st_id="327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1679  store i32 %p_16_0_118, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 239), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5078" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3306" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1684  %min_ret_119 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_240, i32 %tempData_data_load_240, i32 %tempData_priority_load_241, i32 %tempData_data_load_241)

]]></node>
<StgValue><ssdm name="min_ret_119"/></StgValue>
</operation>

<operation id="5079" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3307" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1685  %p_0_0_119 = extractvalue { i32, i32 } %min_ret_119, 0

]]></node>
<StgValue><ssdm name="p_0_0_119"/></StgValue>
</operation>

<operation id="5080" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3308" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1686  %p_1_0_119 = extractvalue { i32, i32 } %min_ret_119, 1

]]></node>
<StgValue><ssdm name="p_1_0_119"/></StgValue>
</operation>

<operation id="5081" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3311" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1689  %max_ret_119 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_240, i32 %tempData_data_load_240, i32 %tempData_priority_load_241, i32 %tempData_data_load_241)

]]></node>
<StgValue><ssdm name="max_ret_119"/></StgValue>
</operation>

<operation id="5082" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3312" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1690  %p_05_0_119 = extractvalue { i32, i32 } %max_ret_119, 0

]]></node>
<StgValue><ssdm name="p_05_0_119"/></StgValue>
</operation>

<operation id="5083" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3313" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1691  %p_16_0_119 = extractvalue { i32, i32 } %max_ret_119, 1

]]></node>
<StgValue><ssdm name="p_16_0_119"/></StgValue>
</operation>

<operation id="5084" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3320" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1698  %min_ret_120 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_242, i32 %tempData_data_load_242, i32 %tempData_priority_load_243, i32 %tempData_data_load_243)

]]></node>
<StgValue><ssdm name="min_ret_120"/></StgValue>
</operation>

<operation id="5085" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3321" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1699  %p_0_0_120 = extractvalue { i32, i32 } %min_ret_120, 0

]]></node>
<StgValue><ssdm name="p_0_0_120"/></StgValue>
</operation>

<operation id="5086" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3322" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1700  %p_1_0_120 = extractvalue { i32, i32 } %min_ret_120, 1

]]></node>
<StgValue><ssdm name="p_1_0_120"/></StgValue>
</operation>

<operation id="5087" st_id="327" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3325" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1703  %max_ret_120 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_242, i32 %tempData_data_load_242, i32 %tempData_priority_load_243, i32 %tempData_data_load_243)

]]></node>
<StgValue><ssdm name="max_ret_120"/></StgValue>
</operation>

<operation id="5088" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3326" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1704  %p_05_0_120 = extractvalue { i32, i32 } %max_ret_120, 0

]]></node>
<StgValue><ssdm name="p_05_0_120"/></StgValue>
</operation>

<operation id="5089" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3327" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1705  %p_16_0_120 = extractvalue { i32, i32 } %max_ret_120, 1

]]></node>
<StgValue><ssdm name="p_16_0_120"/></StgValue>
</operation>

<operation id="5090" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3344" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1722  %tempData_priority_load_246 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_246"/></StgValue>
</operation>

<operation id="5091" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3345" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1723  %tempData_data_load_246 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_246"/></StgValue>
</operation>

<operation id="5092" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3346" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1724  %tempData_priority_load_247 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_247"/></StgValue>
</operation>

<operation id="5093" st_id="327" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3347" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1725  %tempData_data_load_247 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_247"/></StgValue>
</operation>

<operation id="5094" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3358" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1736  %tempData_priority_load_248 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_248"/></StgValue>
</operation>

<operation id="5095" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3359" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1737  %tempData_data_load_248 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_248"/></StgValue>
</operation>

<operation id="5096" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3360" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1738  %tempData_priority_load_249 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_249"/></StgValue>
</operation>

<operation id="5097" st_id="327" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3361" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1739  %tempData_data_load_249 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_249"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="5098" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:847  store i32 %p_0_0_59, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5099" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2470" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:848  store i32 %p_1_0_59, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 120), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5100" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:858  %min_ret_60 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_122, i32 %tempData_data_load_122, i32 %tempData_priority_load_123, i32 %tempData_data_load_123)

]]></node>
<StgValue><ssdm name="min_ret_60"/></StgValue>
</operation>

<operation id="5101" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1692  store i32 %p_05_0_119, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5102" st_id="328" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1693  store i32 %p_16_0_119, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 241), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5103" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3334" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1712  %min_ret_121 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_244, i32 %tempData_data_load_244, i32 %tempData_priority_load_245, i32 %tempData_data_load_245)

]]></node>
<StgValue><ssdm name="min_ret_121"/></StgValue>
</operation>

<operation id="5104" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3339" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1717  %max_ret_121 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_244, i32 %tempData_data_load_244, i32 %tempData_priority_load_245, i32 %tempData_data_load_245)

]]></node>
<StgValue><ssdm name="max_ret_121"/></StgValue>
</operation>

<operation id="5105" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3348" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1726  %min_ret_122 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_246, i32 %tempData_data_load_246, i32 %tempData_priority_load_247, i32 %tempData_data_load_247)

]]></node>
<StgValue><ssdm name="min_ret_122"/></StgValue>
</operation>

<operation id="5106" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1731  %max_ret_122 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_246, i32 %tempData_data_load_246, i32 %tempData_priority_load_247, i32 %tempData_data_load_247)

]]></node>
<StgValue><ssdm name="max_ret_122"/></StgValue>
</operation>

<operation id="5107" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3358" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1736  %tempData_priority_load_248 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_248"/></StgValue>
</operation>

<operation id="5108" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3359" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1737  %tempData_data_load_248 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_248"/></StgValue>
</operation>

<operation id="5109" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3360" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1738  %tempData_priority_load_249 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_249"/></StgValue>
</operation>

<operation id="5110" st_id="328" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3361" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1739  %tempData_data_load_249 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_249"/></StgValue>
</operation>

<operation id="5111" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3372" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1750  %tempData_priority_load_250 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_250"/></StgValue>
</operation>

<operation id="5112" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3373" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1751  %tempData_data_load_250 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_250"/></StgValue>
</operation>

<operation id="5113" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3374" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1752  %tempData_priority_load_251 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_251"/></StgValue>
</operation>

<operation id="5114" st_id="328" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3375" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1753  %tempData_data_load_251 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_251"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="5115" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:858  %min_ret_60 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_122, i32 %tempData_data_load_122, i32 %tempData_priority_load_123, i32 %tempData_data_load_123)

]]></node>
<StgValue><ssdm name="min_ret_60"/></StgValue>
</operation>

<operation id="5116" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:859  %p_0_0_60 = extractvalue { i32, i32 } %min_ret_60, 0

]]></node>
<StgValue><ssdm name="p_0_0_60"/></StgValue>
</operation>

<operation id="5117" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2482" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:860  %p_1_0_60 = extractvalue { i32, i32 } %min_ret_60, 1

]]></node>
<StgValue><ssdm name="p_1_0_60"/></StgValue>
</operation>

<operation id="5118" st_id="329" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1706  store i32 %p_05_0_120, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5119" st_id="329" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1707  store i32 %p_16_0_120, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 243), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5120" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3334" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1712  %min_ret_121 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_244, i32 %tempData_data_load_244, i32 %tempData_priority_load_245, i32 %tempData_data_load_245)

]]></node>
<StgValue><ssdm name="min_ret_121"/></StgValue>
</operation>

<operation id="5121" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3335" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1713  %p_0_0_121 = extractvalue { i32, i32 } %min_ret_121, 0

]]></node>
<StgValue><ssdm name="p_0_0_121"/></StgValue>
</operation>

<operation id="5122" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3336" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1714  %p_1_0_121 = extractvalue { i32, i32 } %min_ret_121, 1

]]></node>
<StgValue><ssdm name="p_1_0_121"/></StgValue>
</operation>

<operation id="5123" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3339" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1717  %max_ret_121 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_244, i32 %tempData_data_load_244, i32 %tempData_priority_load_245, i32 %tempData_data_load_245)

]]></node>
<StgValue><ssdm name="max_ret_121"/></StgValue>
</operation>

<operation id="5124" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3340" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1718  %p_05_0_121 = extractvalue { i32, i32 } %max_ret_121, 0

]]></node>
<StgValue><ssdm name="p_05_0_121"/></StgValue>
</operation>

<operation id="5125" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3341" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1719  %p_16_0_121 = extractvalue { i32, i32 } %max_ret_121, 1

]]></node>
<StgValue><ssdm name="p_16_0_121"/></StgValue>
</operation>

<operation id="5126" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3348" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1726  %min_ret_122 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_246, i32 %tempData_data_load_246, i32 %tempData_priority_load_247, i32 %tempData_data_load_247)

]]></node>
<StgValue><ssdm name="min_ret_122"/></StgValue>
</operation>

<operation id="5127" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3349" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1727  %p_0_0_122 = extractvalue { i32, i32 } %min_ret_122, 0

]]></node>
<StgValue><ssdm name="p_0_0_122"/></StgValue>
</operation>

<operation id="5128" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3350" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1728  %p_1_0_122 = extractvalue { i32, i32 } %min_ret_122, 1

]]></node>
<StgValue><ssdm name="p_1_0_122"/></StgValue>
</operation>

<operation id="5129" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1731  %max_ret_122 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_246, i32 %tempData_data_load_246, i32 %tempData_priority_load_247, i32 %tempData_data_load_247)

]]></node>
<StgValue><ssdm name="max_ret_122"/></StgValue>
</operation>

<operation id="5130" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3354" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1732  %p_05_0_122 = extractvalue { i32, i32 } %max_ret_122, 0

]]></node>
<StgValue><ssdm name="p_05_0_122"/></StgValue>
</operation>

<operation id="5131" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3355" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1733  %p_16_0_122 = extractvalue { i32, i32 } %max_ret_122, 1

]]></node>
<StgValue><ssdm name="p_16_0_122"/></StgValue>
</operation>

<operation id="5132" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3372" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1750  %tempData_priority_load_250 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_250"/></StgValue>
</operation>

<operation id="5133" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3373" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1751  %tempData_data_load_250 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_250"/></StgValue>
</operation>

<operation id="5134" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3374" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1752  %tempData_priority_load_251 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_251"/></StgValue>
</operation>

<operation id="5135" st_id="329" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3375" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1753  %tempData_data_load_251 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_251"/></StgValue>
</operation>

<operation id="5136" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3386" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1764  %tempData_priority_load_252 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_252"/></StgValue>
</operation>

<operation id="5137" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3387" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1765  %tempData_data_load_252 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_252"/></StgValue>
</operation>

<operation id="5138" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3388" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1766  %tempData_priority_load_253 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_253"/></StgValue>
</operation>

<operation id="5139" st_id="329" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3389" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1767  %tempData_data_load_253 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_253"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="5140" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2483" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:861  store i32 %p_0_0_60, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5141" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2484" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:862  store i32 %p_1_0_60, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 122), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5142" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2494" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:872  %min_ret_61 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_124, i32 %tempData_data_load_124, i32 %tempData_priority_load_125, i32 %tempData_data_load_125)

]]></node>
<StgValue><ssdm name="min_ret_61"/></StgValue>
</operation>

<operation id="5143" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1720  store i32 %p_05_0_121, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5144" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1721  store i32 %p_16_0_121, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 245), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5145" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1740  %min_ret_123 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_248, i32 %tempData_data_load_248, i32 %tempData_priority_load_249, i32 %tempData_data_load_249)

]]></node>
<StgValue><ssdm name="min_ret_123"/></StgValue>
</operation>

<operation id="5146" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3367" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1745  %max_ret_123 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_248, i32 %tempData_data_load_248, i32 %tempData_priority_load_249, i32 %tempData_data_load_249)

]]></node>
<StgValue><ssdm name="max_ret_123"/></StgValue>
</operation>

<operation id="5147" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3376" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1754  %min_ret_124 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_250, i32 %tempData_data_load_250, i32 %tempData_priority_load_251, i32 %tempData_data_load_251)

]]></node>
<StgValue><ssdm name="min_ret_124"/></StgValue>
</operation>

<operation id="5148" st_id="330" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3381" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1759  %max_ret_124 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_250, i32 %tempData_data_load_250, i32 %tempData_priority_load_251, i32 %tempData_data_load_251)

]]></node>
<StgValue><ssdm name="max_ret_124"/></StgValue>
</operation>

<operation id="5149" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3386" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1764  %tempData_priority_load_252 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_252"/></StgValue>
</operation>

<operation id="5150" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3387" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1765  %tempData_data_load_252 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_252"/></StgValue>
</operation>

<operation id="5151" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3388" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1766  %tempData_priority_load_253 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_253"/></StgValue>
</operation>

<operation id="5152" st_id="330" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3389" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1767  %tempData_data_load_253 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_253"/></StgValue>
</operation>

<operation id="5153" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3400" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1778  %tempData_priority_load_254 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_254"/></StgValue>
</operation>

<operation id="5154" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3401" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1779  %tempData_data_load_254 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_254"/></StgValue>
</operation>

<operation id="5155" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3402" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1780  %tempData_priority_load_255 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_255"/></StgValue>
</operation>

<operation id="5156" st_id="330" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3403" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1781  %tempData_data_load_255 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_255"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="5157" st_id="331" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2494" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:872  %min_ret_61 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_124, i32 %tempData_data_load_124, i32 %tempData_priority_load_125, i32 %tempData_data_load_125)

]]></node>
<StgValue><ssdm name="min_ret_61"/></StgValue>
</operation>

<operation id="5158" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2495" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:873  %p_0_0_61 = extractvalue { i32, i32 } %min_ret_61, 0

]]></node>
<StgValue><ssdm name="p_0_0_61"/></StgValue>
</operation>

<operation id="5159" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2496" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:874  %p_1_0_61 = extractvalue { i32, i32 } %min_ret_61, 1

]]></node>
<StgValue><ssdm name="p_1_0_61"/></StgValue>
</operation>

<operation id="5160" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1734  store i32 %p_05_0_122, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5161" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1735  store i32 %p_16_0_122, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 247), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5162" st_id="331" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3362" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1740  %min_ret_123 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_248, i32 %tempData_data_load_248, i32 %tempData_priority_load_249, i32 %tempData_data_load_249)

]]></node>
<StgValue><ssdm name="min_ret_123"/></StgValue>
</operation>

<operation id="5163" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3363" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1741  %p_0_0_123 = extractvalue { i32, i32 } %min_ret_123, 0

]]></node>
<StgValue><ssdm name="p_0_0_123"/></StgValue>
</operation>

<operation id="5164" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3364" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1742  %p_1_0_123 = extractvalue { i32, i32 } %min_ret_123, 1

]]></node>
<StgValue><ssdm name="p_1_0_123"/></StgValue>
</operation>

<operation id="5165" st_id="331" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3367" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1745  %max_ret_123 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_248, i32 %tempData_data_load_248, i32 %tempData_priority_load_249, i32 %tempData_data_load_249)

]]></node>
<StgValue><ssdm name="max_ret_123"/></StgValue>
</operation>

<operation id="5166" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3368" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1746  %p_05_0_123 = extractvalue { i32, i32 } %max_ret_123, 0

]]></node>
<StgValue><ssdm name="p_05_0_123"/></StgValue>
</operation>

<operation id="5167" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3369" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1747  %p_16_0_123 = extractvalue { i32, i32 } %max_ret_123, 1

]]></node>
<StgValue><ssdm name="p_16_0_123"/></StgValue>
</operation>

<operation id="5168" st_id="331" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3376" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1754  %min_ret_124 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_250, i32 %tempData_data_load_250, i32 %tempData_priority_load_251, i32 %tempData_data_load_251)

]]></node>
<StgValue><ssdm name="min_ret_124"/></StgValue>
</operation>

<operation id="5169" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3377" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1755  %p_0_0_124 = extractvalue { i32, i32 } %min_ret_124, 0

]]></node>
<StgValue><ssdm name="p_0_0_124"/></StgValue>
</operation>

<operation id="5170" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3378" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1756  %p_1_0_124 = extractvalue { i32, i32 } %min_ret_124, 1

]]></node>
<StgValue><ssdm name="p_1_0_124"/></StgValue>
</operation>

<operation id="5171" st_id="331" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3381" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1759  %max_ret_124 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_250, i32 %tempData_data_load_250, i32 %tempData_priority_load_251, i32 %tempData_data_load_251)

]]></node>
<StgValue><ssdm name="max_ret_124"/></StgValue>
</operation>

<operation id="5172" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3382" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1760  %p_05_0_124 = extractvalue { i32, i32 } %max_ret_124, 0

]]></node>
<StgValue><ssdm name="p_05_0_124"/></StgValue>
</operation>

<operation id="5173" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3383" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1761  %p_16_0_124 = extractvalue { i32, i32 } %max_ret_124, 1

]]></node>
<StgValue><ssdm name="p_16_0_124"/></StgValue>
</operation>

<operation id="5174" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3400" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1778  %tempData_priority_load_254 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_254"/></StgValue>
</operation>

<operation id="5175" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3401" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1779  %tempData_data_load_254 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_254"/></StgValue>
</operation>

<operation id="5176" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3402" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1780  %tempData_priority_load_255 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_255"/></StgValue>
</operation>

<operation id="5177" st_id="331" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3403" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1781  %tempData_data_load_255 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_255"/></StgValue>
</operation>

<operation id="5178" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3414" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1792  %tempData_priority_load_256 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_256"/></StgValue>
</operation>

<operation id="5179" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3415" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1793  %tempData_data_load_256 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_256"/></StgValue>
</operation>

<operation id="5180" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3416" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1794  %tempData_priority_load_257 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_257"/></StgValue>
</operation>

<operation id="5181" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3417" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1795  %tempData_data_load_257 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_257"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="5182" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2497" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:875  store i32 %p_0_0_61, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5183" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2498" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:876  store i32 %p_1_0_61, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 124), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5184" st_id="332" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:886  %min_ret_62 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_126, i32 %tempData_data_load_126, i32 %tempData_priority_load_127, i32 %tempData_data_load_127)

]]></node>
<StgValue><ssdm name="min_ret_62"/></StgValue>
</operation>

<operation id="5185" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1748  store i32 %p_05_0_123, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5186" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3371" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1749  store i32 %p_16_0_123, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 249), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5187" st_id="332" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3390" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1768  %min_ret_125 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_252, i32 %tempData_data_load_252, i32 %tempData_priority_load_253, i32 %tempData_data_load_253)

]]></node>
<StgValue><ssdm name="min_ret_125"/></StgValue>
</operation>

<operation id="5188" st_id="332" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3395" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1773  %max_ret_125 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_252, i32 %tempData_data_load_252, i32 %tempData_priority_load_253, i32 %tempData_data_load_253)

]]></node>
<StgValue><ssdm name="max_ret_125"/></StgValue>
</operation>

<operation id="5189" st_id="332" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3404" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1782  %min_ret_126 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_254, i32 %tempData_data_load_254, i32 %tempData_priority_load_255, i32 %tempData_data_load_255)

]]></node>
<StgValue><ssdm name="min_ret_126"/></StgValue>
</operation>

<operation id="5190" st_id="332" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1787  %max_ret_126 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_254, i32 %tempData_data_load_254, i32 %tempData_priority_load_255, i32 %tempData_data_load_255)

]]></node>
<StgValue><ssdm name="max_ret_126"/></StgValue>
</operation>

<operation id="5191" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3414" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1792  %tempData_priority_load_256 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_256"/></StgValue>
</operation>

<operation id="5192" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3415" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1793  %tempData_data_load_256 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_256"/></StgValue>
</operation>

<operation id="5193" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3416" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1794  %tempData_priority_load_257 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_257"/></StgValue>
</operation>

<operation id="5194" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3417" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1795  %tempData_data_load_257 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_257"/></StgValue>
</operation>

<operation id="5195" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3428" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1806  %tempData_priority_load_258 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_258"/></StgValue>
</operation>

<operation id="5196" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3429" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1807  %tempData_data_load_258 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_258"/></StgValue>
</operation>

<operation id="5197" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3430" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1808  %tempData_priority_load_259 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_259"/></StgValue>
</operation>

<operation id="5198" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1809  %tempData_data_load_259 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_259"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="5199" st_id="333" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:886  %min_ret_62 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_126, i32 %tempData_data_load_126, i32 %tempData_priority_load_127, i32 %tempData_data_load_127)

]]></node>
<StgValue><ssdm name="min_ret_62"/></StgValue>
</operation>

<operation id="5200" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2509" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:887  %p_0_0_62 = extractvalue { i32, i32 } %min_ret_62, 0

]]></node>
<StgValue><ssdm name="p_0_0_62"/></StgValue>
</operation>

<operation id="5201" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2510" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:888  %p_1_0_62 = extractvalue { i32, i32 } %min_ret_62, 1

]]></node>
<StgValue><ssdm name="p_1_0_62"/></StgValue>
</operation>

<operation id="5202" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3384" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1762  store i32 %p_05_0_124, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5203" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3385" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1763  store i32 %p_16_0_124, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 251), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5204" st_id="333" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3390" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1768  %min_ret_125 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_252, i32 %tempData_data_load_252, i32 %tempData_priority_load_253, i32 %tempData_data_load_253)

]]></node>
<StgValue><ssdm name="min_ret_125"/></StgValue>
</operation>

<operation id="5205" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3391" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1769  %p_0_0_125 = extractvalue { i32, i32 } %min_ret_125, 0

]]></node>
<StgValue><ssdm name="p_0_0_125"/></StgValue>
</operation>

<operation id="5206" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3392" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1770  %p_1_0_125 = extractvalue { i32, i32 } %min_ret_125, 1

]]></node>
<StgValue><ssdm name="p_1_0_125"/></StgValue>
</operation>

<operation id="5207" st_id="333" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3395" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1773  %max_ret_125 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_252, i32 %tempData_data_load_252, i32 %tempData_priority_load_253, i32 %tempData_data_load_253)

]]></node>
<StgValue><ssdm name="max_ret_125"/></StgValue>
</operation>

<operation id="5208" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3396" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1774  %p_05_0_125 = extractvalue { i32, i32 } %max_ret_125, 0

]]></node>
<StgValue><ssdm name="p_05_0_125"/></StgValue>
</operation>

<operation id="5209" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3397" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1775  %p_16_0_125 = extractvalue { i32, i32 } %max_ret_125, 1

]]></node>
<StgValue><ssdm name="p_16_0_125"/></StgValue>
</operation>

<operation id="5210" st_id="333" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3404" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1782  %min_ret_126 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_254, i32 %tempData_data_load_254, i32 %tempData_priority_load_255, i32 %tempData_data_load_255)

]]></node>
<StgValue><ssdm name="min_ret_126"/></StgValue>
</operation>

<operation id="5211" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3405" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1783  %p_0_0_126 = extractvalue { i32, i32 } %min_ret_126, 0

]]></node>
<StgValue><ssdm name="p_0_0_126"/></StgValue>
</operation>

<operation id="5212" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3406" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1784  %p_1_0_126 = extractvalue { i32, i32 } %min_ret_126, 1

]]></node>
<StgValue><ssdm name="p_1_0_126"/></StgValue>
</operation>

<operation id="5213" st_id="333" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3409" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1787  %max_ret_126 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_254, i32 %tempData_data_load_254, i32 %tempData_priority_load_255, i32 %tempData_data_load_255)

]]></node>
<StgValue><ssdm name="max_ret_126"/></StgValue>
</operation>

<operation id="5214" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3410" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1788  %p_05_0_126 = extractvalue { i32, i32 } %max_ret_126, 0

]]></node>
<StgValue><ssdm name="p_05_0_126"/></StgValue>
</operation>

<operation id="5215" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3411" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1789  %p_16_0_126 = extractvalue { i32, i32 } %max_ret_126, 1

]]></node>
<StgValue><ssdm name="p_16_0_126"/></StgValue>
</operation>

<operation id="5216" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3428" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1806  %tempData_priority_load_258 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_258"/></StgValue>
</operation>

<operation id="5217" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3429" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1807  %tempData_data_load_258 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_258"/></StgValue>
</operation>

<operation id="5218" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3430" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1808  %tempData_priority_load_259 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_259"/></StgValue>
</operation>

<operation id="5219" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3431" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1809  %tempData_data_load_259 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_259"/></StgValue>
</operation>

<operation id="5220" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3442" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1820  %tempData_priority_load_260 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_260"/></StgValue>
</operation>

<operation id="5221" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3443" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1821  %tempData_data_load_260 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_260"/></StgValue>
</operation>

<operation id="5222" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3444" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1822  %tempData_priority_load_261 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_261"/></StgValue>
</operation>

<operation id="5223" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3445" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1823  %tempData_data_load_261 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_261"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="5224" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:889  store i32 %p_0_0_62, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5225" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2512" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:890  store i32 %p_1_0_62, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 126), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5226" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2522" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:900  %min_ret_63 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_128, i32 %tempData_data_load_128, i32 %tempData_priority_load_129, i32 %tempData_data_load_129)

]]></node>
<StgValue><ssdm name="min_ret_63"/></StgValue>
</operation>

<operation id="5227" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3398" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1776  store i32 %p_05_0_125, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5228" st_id="334" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3399" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1777  store i32 %p_16_0_125, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 253), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5229" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1796  %min_ret_127 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_256, i32 %tempData_data_load_256, i32 %tempData_priority_load_257, i32 %tempData_data_load_257)

]]></node>
<StgValue><ssdm name="min_ret_127"/></StgValue>
</operation>

<operation id="5230" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3423" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1801  %max_ret_127 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_256, i32 %tempData_data_load_256, i32 %tempData_priority_load_257, i32 %tempData_data_load_257)

]]></node>
<StgValue><ssdm name="max_ret_127"/></StgValue>
</operation>

<operation id="5231" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3432" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1810  %min_ret_128 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_258, i32 %tempData_data_load_258, i32 %tempData_priority_load_259, i32 %tempData_data_load_259)

]]></node>
<StgValue><ssdm name="min_ret_128"/></StgValue>
</operation>

<operation id="5232" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3437" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1815  %max_ret_128 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_258, i32 %tempData_data_load_258, i32 %tempData_priority_load_259, i32 %tempData_data_load_259)

]]></node>
<StgValue><ssdm name="max_ret_128"/></StgValue>
</operation>

<operation id="5233" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3442" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1820  %tempData_priority_load_260 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_260"/></StgValue>
</operation>

<operation id="5234" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3443" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1821  %tempData_data_load_260 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_260"/></StgValue>
</operation>

<operation id="5235" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3444" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1822  %tempData_priority_load_261 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_261"/></StgValue>
</operation>

<operation id="5236" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3445" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1823  %tempData_data_load_261 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_261"/></StgValue>
</operation>

<operation id="5237" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3456" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1834  %tempData_priority_load_262 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_262"/></StgValue>
</operation>

<operation id="5238" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3457" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1835  %tempData_data_load_262 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_262"/></StgValue>
</operation>

<operation id="5239" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3458" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1836  %tempData_priority_load_263 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_263"/></StgValue>
</operation>

<operation id="5240" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3459" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1837  %tempData_data_load_263 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_263"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="5241" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2522" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:900  %min_ret_63 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_128, i32 %tempData_data_load_128, i32 %tempData_priority_load_129, i32 %tempData_data_load_129)

]]></node>
<StgValue><ssdm name="min_ret_63"/></StgValue>
</operation>

<operation id="5242" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:901  %p_0_0_63 = extractvalue { i32, i32 } %min_ret_63, 0

]]></node>
<StgValue><ssdm name="p_0_0_63"/></StgValue>
</operation>

<operation id="5243" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:902  %p_1_0_63 = extractvalue { i32, i32 } %min_ret_63, 1

]]></node>
<StgValue><ssdm name="p_1_0_63"/></StgValue>
</operation>

<operation id="5244" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3412" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1790  store i32 %p_05_0_126, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5245" st_id="335" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3413" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1791  store i32 %p_16_0_126, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 255), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5246" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1796  %min_ret_127 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_256, i32 %tempData_data_load_256, i32 %tempData_priority_load_257, i32 %tempData_data_load_257)

]]></node>
<StgValue><ssdm name="min_ret_127"/></StgValue>
</operation>

<operation id="5247" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3419" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1797  %p_0_0_127 = extractvalue { i32, i32 } %min_ret_127, 0

]]></node>
<StgValue><ssdm name="p_0_0_127"/></StgValue>
</operation>

<operation id="5248" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3420" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1798  %p_1_0_127 = extractvalue { i32, i32 } %min_ret_127, 1

]]></node>
<StgValue><ssdm name="p_1_0_127"/></StgValue>
</operation>

<operation id="5249" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3423" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1801  %max_ret_127 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_256, i32 %tempData_data_load_256, i32 %tempData_priority_load_257, i32 %tempData_data_load_257)

]]></node>
<StgValue><ssdm name="max_ret_127"/></StgValue>
</operation>

<operation id="5250" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3424" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1802  %p_05_0_127 = extractvalue { i32, i32 } %max_ret_127, 0

]]></node>
<StgValue><ssdm name="p_05_0_127"/></StgValue>
</operation>

<operation id="5251" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3425" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1803  %p_16_0_127 = extractvalue { i32, i32 } %max_ret_127, 1

]]></node>
<StgValue><ssdm name="p_16_0_127"/></StgValue>
</operation>

<operation id="5252" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3432" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1810  %min_ret_128 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_258, i32 %tempData_data_load_258, i32 %tempData_priority_load_259, i32 %tempData_data_load_259)

]]></node>
<StgValue><ssdm name="min_ret_128"/></StgValue>
</operation>

<operation id="5253" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3433" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1811  %p_0_0_128 = extractvalue { i32, i32 } %min_ret_128, 0

]]></node>
<StgValue><ssdm name="p_0_0_128"/></StgValue>
</operation>

<operation id="5254" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3434" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1812  %p_1_0_128 = extractvalue { i32, i32 } %min_ret_128, 1

]]></node>
<StgValue><ssdm name="p_1_0_128"/></StgValue>
</operation>

<operation id="5255" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3437" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1815  %max_ret_128 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_258, i32 %tempData_data_load_258, i32 %tempData_priority_load_259, i32 %tempData_data_load_259)

]]></node>
<StgValue><ssdm name="max_ret_128"/></StgValue>
</operation>

<operation id="5256" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3438" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1816  %p_05_0_128 = extractvalue { i32, i32 } %max_ret_128, 0

]]></node>
<StgValue><ssdm name="p_05_0_128"/></StgValue>
</operation>

<operation id="5257" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3439" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1817  %p_16_0_128 = extractvalue { i32, i32 } %max_ret_128, 1

]]></node>
<StgValue><ssdm name="p_16_0_128"/></StgValue>
</operation>

<operation id="5258" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3456" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1834  %tempData_priority_load_262 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_262"/></StgValue>
</operation>

<operation id="5259" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3457" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1835  %tempData_data_load_262 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_262"/></StgValue>
</operation>

<operation id="5260" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3458" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1836  %tempData_priority_load_263 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_263"/></StgValue>
</operation>

<operation id="5261" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3459" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1837  %tempData_data_load_263 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_263"/></StgValue>
</operation>

<operation id="5262" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3470" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1848  %tempData_priority_load_264 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_264"/></StgValue>
</operation>

<operation id="5263" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3471" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1849  %tempData_data_load_264 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_264"/></StgValue>
</operation>

<operation id="5264" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3472" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1850  %tempData_priority_load_265 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_265"/></StgValue>
</operation>

<operation id="5265" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3473" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1851  %tempData_data_load_265 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_265"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="5266" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:903  store i32 %p_0_0_63, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5267" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:904  store i32 %p_1_0_63, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 128), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5268" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2536" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:914  %min_ret_64 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_130, i32 %tempData_data_load_130, i32 %tempData_priority_load_131, i32 %tempData_data_load_131)

]]></node>
<StgValue><ssdm name="min_ret_64"/></StgValue>
</operation>

<operation id="5269" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3426" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1804  store i32 %p_05_0_127, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5270" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3427" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1805  store i32 %p_16_0_127, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 257), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5271" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3446" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1824  %min_ret_129 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_260, i32 %tempData_data_load_260, i32 %tempData_priority_load_261, i32 %tempData_data_load_261)

]]></node>
<StgValue><ssdm name="min_ret_129"/></StgValue>
</operation>

<operation id="5272" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3451" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1829  %max_ret_129 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_260, i32 %tempData_data_load_260, i32 %tempData_priority_load_261, i32 %tempData_data_load_261)

]]></node>
<StgValue><ssdm name="max_ret_129"/></StgValue>
</operation>

<operation id="5273" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3460" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1838  %min_ret_130 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_262, i32 %tempData_data_load_262, i32 %tempData_priority_load_263, i32 %tempData_data_load_263)

]]></node>
<StgValue><ssdm name="min_ret_130"/></StgValue>
</operation>

<operation id="5274" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3465" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1843  %max_ret_130 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_262, i32 %tempData_data_load_262, i32 %tempData_priority_load_263, i32 %tempData_data_load_263)

]]></node>
<StgValue><ssdm name="max_ret_130"/></StgValue>
</operation>

<operation id="5275" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3470" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1848  %tempData_priority_load_264 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_264"/></StgValue>
</operation>

<operation id="5276" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3471" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1849  %tempData_data_load_264 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_264"/></StgValue>
</operation>

<operation id="5277" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3472" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1850  %tempData_priority_load_265 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_265"/></StgValue>
</operation>

<operation id="5278" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3473" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1851  %tempData_data_load_265 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_265"/></StgValue>
</operation>

<operation id="5279" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3484" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1862  %tempData_priority_load_266 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_266"/></StgValue>
</operation>

<operation id="5280" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3485" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1863  %tempData_data_load_266 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_266"/></StgValue>
</operation>

<operation id="5281" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3486" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1864  %tempData_priority_load_267 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_267"/></StgValue>
</operation>

<operation id="5282" st_id="336" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3487" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1865  %tempData_data_load_267 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_267"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="5283" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2536" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:914  %min_ret_64 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_130, i32 %tempData_data_load_130, i32 %tempData_priority_load_131, i32 %tempData_data_load_131)

]]></node>
<StgValue><ssdm name="min_ret_64"/></StgValue>
</operation>

<operation id="5284" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2537" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:915  %p_0_0_64 = extractvalue { i32, i32 } %min_ret_64, 0

]]></node>
<StgValue><ssdm name="p_0_0_64"/></StgValue>
</operation>

<operation id="5285" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2538" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:916  %p_1_0_64 = extractvalue { i32, i32 } %min_ret_64, 1

]]></node>
<StgValue><ssdm name="p_1_0_64"/></StgValue>
</operation>

<operation id="5286" st_id="337" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1818  store i32 %p_05_0_128, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5287" st_id="337" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3441" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1819  store i32 %p_16_0_128, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 259), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5288" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3446" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1824  %min_ret_129 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_260, i32 %tempData_data_load_260, i32 %tempData_priority_load_261, i32 %tempData_data_load_261)

]]></node>
<StgValue><ssdm name="min_ret_129"/></StgValue>
</operation>

<operation id="5289" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3447" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1825  %p_0_0_129 = extractvalue { i32, i32 } %min_ret_129, 0

]]></node>
<StgValue><ssdm name="p_0_0_129"/></StgValue>
</operation>

<operation id="5290" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3448" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1826  %p_1_0_129 = extractvalue { i32, i32 } %min_ret_129, 1

]]></node>
<StgValue><ssdm name="p_1_0_129"/></StgValue>
</operation>

<operation id="5291" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3451" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1829  %max_ret_129 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_260, i32 %tempData_data_load_260, i32 %tempData_priority_load_261, i32 %tempData_data_load_261)

]]></node>
<StgValue><ssdm name="max_ret_129"/></StgValue>
</operation>

<operation id="5292" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3452" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1830  %p_05_0_129 = extractvalue { i32, i32 } %max_ret_129, 0

]]></node>
<StgValue><ssdm name="p_05_0_129"/></StgValue>
</operation>

<operation id="5293" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3453" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1831  %p_16_0_129 = extractvalue { i32, i32 } %max_ret_129, 1

]]></node>
<StgValue><ssdm name="p_16_0_129"/></StgValue>
</operation>

<operation id="5294" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3460" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1838  %min_ret_130 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_262, i32 %tempData_data_load_262, i32 %tempData_priority_load_263, i32 %tempData_data_load_263)

]]></node>
<StgValue><ssdm name="min_ret_130"/></StgValue>
</operation>

<operation id="5295" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3461" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1839  %p_0_0_130 = extractvalue { i32, i32 } %min_ret_130, 0

]]></node>
<StgValue><ssdm name="p_0_0_130"/></StgValue>
</operation>

<operation id="5296" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3462" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1840  %p_1_0_130 = extractvalue { i32, i32 } %min_ret_130, 1

]]></node>
<StgValue><ssdm name="p_1_0_130"/></StgValue>
</operation>

<operation id="5297" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3465" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1843  %max_ret_130 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_262, i32 %tempData_data_load_262, i32 %tempData_priority_load_263, i32 %tempData_data_load_263)

]]></node>
<StgValue><ssdm name="max_ret_130"/></StgValue>
</operation>

<operation id="5298" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3466" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1844  %p_05_0_130 = extractvalue { i32, i32 } %max_ret_130, 0

]]></node>
<StgValue><ssdm name="p_05_0_130"/></StgValue>
</operation>

<operation id="5299" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3467" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1845  %p_16_0_130 = extractvalue { i32, i32 } %max_ret_130, 1

]]></node>
<StgValue><ssdm name="p_16_0_130"/></StgValue>
</operation>

<operation id="5300" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3484" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1862  %tempData_priority_load_266 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_266"/></StgValue>
</operation>

<operation id="5301" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3485" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1863  %tempData_data_load_266 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_266"/></StgValue>
</operation>

<operation id="5302" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3486" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1864  %tempData_priority_load_267 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_267"/></StgValue>
</operation>

<operation id="5303" st_id="337" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3487" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1865  %tempData_data_load_267 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_267"/></StgValue>
</operation>

<operation id="5304" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3498" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1876  %tempData_priority_load_268 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_268"/></StgValue>
</operation>

<operation id="5305" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3499" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1877  %tempData_data_load_268 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_268"/></StgValue>
</operation>

<operation id="5306" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3500" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1878  %tempData_priority_load_269 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_269"/></StgValue>
</operation>

<operation id="5307" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3501" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1879  %tempData_data_load_269 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_269"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="5308" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2539" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:917  store i32 %p_0_0_64, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5309" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2540" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:918  store i32 %p_1_0_64, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 130), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5310" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2550" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:928  %min_ret_65 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_132, i32 %tempData_data_load_132, i32 %tempData_priority_load_133, i32 %tempData_data_load_133)

]]></node>
<StgValue><ssdm name="min_ret_65"/></StgValue>
</operation>

<operation id="5311" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3454" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1832  store i32 %p_05_0_129, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5312" st_id="338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1833  store i32 %p_16_0_129, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 261), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5313" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3474" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1852  %min_ret_131 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_264, i32 %tempData_data_load_264, i32 %tempData_priority_load_265, i32 %tempData_data_load_265)

]]></node>
<StgValue><ssdm name="min_ret_131"/></StgValue>
</operation>

<operation id="5314" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3479" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1857  %max_ret_131 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_264, i32 %tempData_data_load_264, i32 %tempData_priority_load_265, i32 %tempData_data_load_265)

]]></node>
<StgValue><ssdm name="max_ret_131"/></StgValue>
</operation>

<operation id="5315" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3488" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1866  %min_ret_132 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_266, i32 %tempData_data_load_266, i32 %tempData_priority_load_267, i32 %tempData_data_load_267)

]]></node>
<StgValue><ssdm name="min_ret_132"/></StgValue>
</operation>

<operation id="5316" st_id="338" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3493" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1871  %max_ret_132 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_266, i32 %tempData_data_load_266, i32 %tempData_priority_load_267, i32 %tempData_data_load_267)

]]></node>
<StgValue><ssdm name="max_ret_132"/></StgValue>
</operation>

<operation id="5317" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3498" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1876  %tempData_priority_load_268 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_268"/></StgValue>
</operation>

<operation id="5318" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3499" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1877  %tempData_data_load_268 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_268"/></StgValue>
</operation>

<operation id="5319" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3500" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1878  %tempData_priority_load_269 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_269"/></StgValue>
</operation>

<operation id="5320" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3501" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1879  %tempData_data_load_269 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_269"/></StgValue>
</operation>

<operation id="5321" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3512" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1890  %tempData_priority_load_270 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_270"/></StgValue>
</operation>

<operation id="5322" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3513" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1891  %tempData_data_load_270 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_270"/></StgValue>
</operation>

<operation id="5323" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3514" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1892  %tempData_priority_load_271 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_271"/></StgValue>
</operation>

<operation id="5324" st_id="338" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3515" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1893  %tempData_data_load_271 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_271"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="5325" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2550" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:928  %min_ret_65 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_132, i32 %tempData_data_load_132, i32 %tempData_priority_load_133, i32 %tempData_data_load_133)

]]></node>
<StgValue><ssdm name="min_ret_65"/></StgValue>
</operation>

<operation id="5326" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2551" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:929  %p_0_0_65 = extractvalue { i32, i32 } %min_ret_65, 0

]]></node>
<StgValue><ssdm name="p_0_0_65"/></StgValue>
</operation>

<operation id="5327" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2552" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:930  %p_1_0_65 = extractvalue { i32, i32 } %min_ret_65, 1

]]></node>
<StgValue><ssdm name="p_1_0_65"/></StgValue>
</operation>

<operation id="5328" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3468" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1846  store i32 %p_05_0_130, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5329" st_id="339" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3469" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1847  store i32 %p_16_0_130, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 263), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5330" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3474" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1852  %min_ret_131 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_264, i32 %tempData_data_load_264, i32 %tempData_priority_load_265, i32 %tempData_data_load_265)

]]></node>
<StgValue><ssdm name="min_ret_131"/></StgValue>
</operation>

<operation id="5331" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3475" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1853  %p_0_0_131 = extractvalue { i32, i32 } %min_ret_131, 0

]]></node>
<StgValue><ssdm name="p_0_0_131"/></StgValue>
</operation>

<operation id="5332" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3476" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1854  %p_1_0_131 = extractvalue { i32, i32 } %min_ret_131, 1

]]></node>
<StgValue><ssdm name="p_1_0_131"/></StgValue>
</operation>

<operation id="5333" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3479" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1857  %max_ret_131 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_264, i32 %tempData_data_load_264, i32 %tempData_priority_load_265, i32 %tempData_data_load_265)

]]></node>
<StgValue><ssdm name="max_ret_131"/></StgValue>
</operation>

<operation id="5334" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3480" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1858  %p_05_0_131 = extractvalue { i32, i32 } %max_ret_131, 0

]]></node>
<StgValue><ssdm name="p_05_0_131"/></StgValue>
</operation>

<operation id="5335" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3481" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1859  %p_16_0_131 = extractvalue { i32, i32 } %max_ret_131, 1

]]></node>
<StgValue><ssdm name="p_16_0_131"/></StgValue>
</operation>

<operation id="5336" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3488" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1866  %min_ret_132 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_266, i32 %tempData_data_load_266, i32 %tempData_priority_load_267, i32 %tempData_data_load_267)

]]></node>
<StgValue><ssdm name="min_ret_132"/></StgValue>
</operation>

<operation id="5337" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3489" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1867  %p_0_0_132 = extractvalue { i32, i32 } %min_ret_132, 0

]]></node>
<StgValue><ssdm name="p_0_0_132"/></StgValue>
</operation>

<operation id="5338" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3490" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1868  %p_1_0_132 = extractvalue { i32, i32 } %min_ret_132, 1

]]></node>
<StgValue><ssdm name="p_1_0_132"/></StgValue>
</operation>

<operation id="5339" st_id="339" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3493" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1871  %max_ret_132 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_266, i32 %tempData_data_load_266, i32 %tempData_priority_load_267, i32 %tempData_data_load_267)

]]></node>
<StgValue><ssdm name="max_ret_132"/></StgValue>
</operation>

<operation id="5340" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3494" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1872  %p_05_0_132 = extractvalue { i32, i32 } %max_ret_132, 0

]]></node>
<StgValue><ssdm name="p_05_0_132"/></StgValue>
</operation>

<operation id="5341" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3495" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1873  %p_16_0_132 = extractvalue { i32, i32 } %max_ret_132, 1

]]></node>
<StgValue><ssdm name="p_16_0_132"/></StgValue>
</operation>

<operation id="5342" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3512" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1890  %tempData_priority_load_270 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_270"/></StgValue>
</operation>

<operation id="5343" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3513" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1891  %tempData_data_load_270 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_270"/></StgValue>
</operation>

<operation id="5344" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3514" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1892  %tempData_priority_load_271 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_271"/></StgValue>
</operation>

<operation id="5345" st_id="339" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3515" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1893  %tempData_data_load_271 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_271"/></StgValue>
</operation>

<operation id="5346" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3526" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1904  %tempData_priority_load_272 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_272"/></StgValue>
</operation>

<operation id="5347" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3527" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1905  %tempData_data_load_272 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_272"/></StgValue>
</operation>

<operation id="5348" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3528" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1906  %tempData_priority_load_273 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_273"/></StgValue>
</operation>

<operation id="5349" st_id="339" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3529" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1907  %tempData_data_load_273 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_273"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="5350" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:931  store i32 %p_0_0_65, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5351" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:932  store i32 %p_1_0_65, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 132), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5352" st_id="340" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2564" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:942  %min_ret_66 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_134, i32 %tempData_data_load_134, i32 %tempData_priority_load_135, i32 %tempData_data_load_135)

]]></node>
<StgValue><ssdm name="min_ret_66"/></StgValue>
</operation>

<operation id="5353" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1860  store i32 %p_05_0_131, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5354" st_id="340" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3483" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1861  store i32 %p_16_0_131, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 265), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5355" st_id="340" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3502" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1880  %min_ret_133 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_268, i32 %tempData_data_load_268, i32 %tempData_priority_load_269, i32 %tempData_data_load_269)

]]></node>
<StgValue><ssdm name="min_ret_133"/></StgValue>
</operation>

<operation id="5356" st_id="340" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3507" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1885  %max_ret_133 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_268, i32 %tempData_data_load_268, i32 %tempData_priority_load_269, i32 %tempData_data_load_269)

]]></node>
<StgValue><ssdm name="max_ret_133"/></StgValue>
</operation>

<operation id="5357" st_id="340" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3516" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1894  %min_ret_134 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_270, i32 %tempData_data_load_270, i32 %tempData_priority_load_271, i32 %tempData_data_load_271)

]]></node>
<StgValue><ssdm name="min_ret_134"/></StgValue>
</operation>

<operation id="5358" st_id="340" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3521" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1899  %max_ret_134 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_270, i32 %tempData_data_load_270, i32 %tempData_priority_load_271, i32 %tempData_data_load_271)

]]></node>
<StgValue><ssdm name="max_ret_134"/></StgValue>
</operation>

<operation id="5359" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3526" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1904  %tempData_priority_load_272 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_272"/></StgValue>
</operation>

<operation id="5360" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3527" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1905  %tempData_data_load_272 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_272"/></StgValue>
</operation>

<operation id="5361" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3528" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1906  %tempData_priority_load_273 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_273"/></StgValue>
</operation>

<operation id="5362" st_id="340" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3529" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1907  %tempData_data_load_273 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_273"/></StgValue>
</operation>

<operation id="5363" st_id="340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3540" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1918  %tempData_priority_load_274 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_274"/></StgValue>
</operation>

<operation id="5364" st_id="340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1919  %tempData_data_load_274 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_274"/></StgValue>
</operation>

<operation id="5365" st_id="340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3542" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1920  %tempData_priority_load_275 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_275"/></StgValue>
</operation>

<operation id="5366" st_id="340" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3543" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1921  %tempData_data_load_275 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_275"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="5367" st_id="341" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2564" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:942  %min_ret_66 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_134, i32 %tempData_data_load_134, i32 %tempData_priority_load_135, i32 %tempData_data_load_135)

]]></node>
<StgValue><ssdm name="min_ret_66"/></StgValue>
</operation>

<operation id="5368" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:943  %p_0_0_66 = extractvalue { i32, i32 } %min_ret_66, 0

]]></node>
<StgValue><ssdm name="p_0_0_66"/></StgValue>
</operation>

<operation id="5369" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2566" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:944  %p_1_0_66 = extractvalue { i32, i32 } %min_ret_66, 1

]]></node>
<StgValue><ssdm name="p_1_0_66"/></StgValue>
</operation>

<operation id="5370" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3496" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1874  store i32 %p_05_0_132, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5371" st_id="341" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3497" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1875  store i32 %p_16_0_132, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 267), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5372" st_id="341" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3502" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1880  %min_ret_133 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_268, i32 %tempData_data_load_268, i32 %tempData_priority_load_269, i32 %tempData_data_load_269)

]]></node>
<StgValue><ssdm name="min_ret_133"/></StgValue>
</operation>

<operation id="5373" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3503" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1881  %p_0_0_133 = extractvalue { i32, i32 } %min_ret_133, 0

]]></node>
<StgValue><ssdm name="p_0_0_133"/></StgValue>
</operation>

<operation id="5374" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3504" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1882  %p_1_0_133 = extractvalue { i32, i32 } %min_ret_133, 1

]]></node>
<StgValue><ssdm name="p_1_0_133"/></StgValue>
</operation>

<operation id="5375" st_id="341" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3507" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1885  %max_ret_133 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_268, i32 %tempData_data_load_268, i32 %tempData_priority_load_269, i32 %tempData_data_load_269)

]]></node>
<StgValue><ssdm name="max_ret_133"/></StgValue>
</operation>

<operation id="5376" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3508" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1886  %p_05_0_133 = extractvalue { i32, i32 } %max_ret_133, 0

]]></node>
<StgValue><ssdm name="p_05_0_133"/></StgValue>
</operation>

<operation id="5377" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3509" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1887  %p_16_0_133 = extractvalue { i32, i32 } %max_ret_133, 1

]]></node>
<StgValue><ssdm name="p_16_0_133"/></StgValue>
</operation>

<operation id="5378" st_id="341" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3516" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1894  %min_ret_134 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_270, i32 %tempData_data_load_270, i32 %tempData_priority_load_271, i32 %tempData_data_load_271)

]]></node>
<StgValue><ssdm name="min_ret_134"/></StgValue>
</operation>

<operation id="5379" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3517" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1895  %p_0_0_134 = extractvalue { i32, i32 } %min_ret_134, 0

]]></node>
<StgValue><ssdm name="p_0_0_134"/></StgValue>
</operation>

<operation id="5380" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3518" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1896  %p_1_0_134 = extractvalue { i32, i32 } %min_ret_134, 1

]]></node>
<StgValue><ssdm name="p_1_0_134"/></StgValue>
</operation>

<operation id="5381" st_id="341" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3521" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1899  %max_ret_134 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_270, i32 %tempData_data_load_270, i32 %tempData_priority_load_271, i32 %tempData_data_load_271)

]]></node>
<StgValue><ssdm name="max_ret_134"/></StgValue>
</operation>

<operation id="5382" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3522" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1900  %p_05_0_134 = extractvalue { i32, i32 } %max_ret_134, 0

]]></node>
<StgValue><ssdm name="p_05_0_134"/></StgValue>
</operation>

<operation id="5383" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3523" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1901  %p_16_0_134 = extractvalue { i32, i32 } %max_ret_134, 1

]]></node>
<StgValue><ssdm name="p_16_0_134"/></StgValue>
</operation>

<operation id="5384" st_id="341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3540" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1918  %tempData_priority_load_274 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_274"/></StgValue>
</operation>

<operation id="5385" st_id="341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1919  %tempData_data_load_274 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_274"/></StgValue>
</operation>

<operation id="5386" st_id="341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3542" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1920  %tempData_priority_load_275 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_275"/></StgValue>
</operation>

<operation id="5387" st_id="341" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3543" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1921  %tempData_data_load_275 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_275"/></StgValue>
</operation>

<operation id="5388" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3554" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1932  %tempData_priority_load_276 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_276"/></StgValue>
</operation>

<operation id="5389" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3555" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1933  %tempData_data_load_276 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_276"/></StgValue>
</operation>

<operation id="5390" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3556" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1934  %tempData_priority_load_277 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_277"/></StgValue>
</operation>

<operation id="5391" st_id="341" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3557" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1935  %tempData_data_load_277 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_277"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="5392" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2567" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:945  store i32 %p_0_0_66, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5393" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2568" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:946  store i32 %p_1_0_66, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 134), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5394" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2578" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:956  %min_ret_67 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_136, i32 %tempData_data_load_136, i32 %tempData_priority_load_137, i32 %tempData_data_load_137)

]]></node>
<StgValue><ssdm name="min_ret_67"/></StgValue>
</operation>

<operation id="5395" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3510" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1888  store i32 %p_05_0_133, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5396" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3511" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1889  store i32 %p_16_0_133, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 269), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5397" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3530" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1908  %min_ret_135 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_272, i32 %tempData_data_load_272, i32 %tempData_priority_load_273, i32 %tempData_data_load_273)

]]></node>
<StgValue><ssdm name="min_ret_135"/></StgValue>
</operation>

<operation id="5398" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1913  %max_ret_135 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_272, i32 %tempData_data_load_272, i32 %tempData_priority_load_273, i32 %tempData_data_load_273)

]]></node>
<StgValue><ssdm name="max_ret_135"/></StgValue>
</operation>

<operation id="5399" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3544" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1922  %min_ret_136 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_274, i32 %tempData_data_load_274, i32 %tempData_priority_load_275, i32 %tempData_data_load_275)

]]></node>
<StgValue><ssdm name="min_ret_136"/></StgValue>
</operation>

<operation id="5400" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3549" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1927  %max_ret_136 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_274, i32 %tempData_data_load_274, i32 %tempData_priority_load_275, i32 %tempData_data_load_275)

]]></node>
<StgValue><ssdm name="max_ret_136"/></StgValue>
</operation>

<operation id="5401" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3554" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1932  %tempData_priority_load_276 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_276"/></StgValue>
</operation>

<operation id="5402" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3555" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1933  %tempData_data_load_276 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_276"/></StgValue>
</operation>

<operation id="5403" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3556" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1934  %tempData_priority_load_277 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_277"/></StgValue>
</operation>

<operation id="5404" st_id="342" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3557" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1935  %tempData_data_load_277 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_277"/></StgValue>
</operation>

<operation id="5405" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3568" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1946  %tempData_priority_load_278 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_278"/></StgValue>
</operation>

<operation id="5406" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3569" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1947  %tempData_data_load_278 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_278"/></StgValue>
</operation>

<operation id="5407" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3570" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1948  %tempData_priority_load_279 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_279"/></StgValue>
</operation>

<operation id="5408" st_id="342" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3571" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1949  %tempData_data_load_279 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_279"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="5409" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2578" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:956  %min_ret_67 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_136, i32 %tempData_data_load_136, i32 %tempData_priority_load_137, i32 %tempData_data_load_137)

]]></node>
<StgValue><ssdm name="min_ret_67"/></StgValue>
</operation>

<operation id="5410" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2579" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:957  %p_0_0_67 = extractvalue { i32, i32 } %min_ret_67, 0

]]></node>
<StgValue><ssdm name="p_0_0_67"/></StgValue>
</operation>

<operation id="5411" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2580" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:958  %p_1_0_67 = extractvalue { i32, i32 } %min_ret_67, 1

]]></node>
<StgValue><ssdm name="p_1_0_67"/></StgValue>
</operation>

<operation id="5412" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1902  store i32 %p_05_0_134, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5413" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3525" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1903  store i32 %p_16_0_134, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 271), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5414" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3530" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1908  %min_ret_135 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_272, i32 %tempData_data_load_272, i32 %tempData_priority_load_273, i32 %tempData_data_load_273)

]]></node>
<StgValue><ssdm name="min_ret_135"/></StgValue>
</operation>

<operation id="5415" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3531" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1909  %p_0_0_135 = extractvalue { i32, i32 } %min_ret_135, 0

]]></node>
<StgValue><ssdm name="p_0_0_135"/></StgValue>
</operation>

<operation id="5416" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3532" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1910  %p_1_0_135 = extractvalue { i32, i32 } %min_ret_135, 1

]]></node>
<StgValue><ssdm name="p_1_0_135"/></StgValue>
</operation>

<operation id="5417" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1913  %max_ret_135 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_272, i32 %tempData_data_load_272, i32 %tempData_priority_load_273, i32 %tempData_data_load_273)

]]></node>
<StgValue><ssdm name="max_ret_135"/></StgValue>
</operation>

<operation id="5418" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3536" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1914  %p_05_0_135 = extractvalue { i32, i32 } %max_ret_135, 0

]]></node>
<StgValue><ssdm name="p_05_0_135"/></StgValue>
</operation>

<operation id="5419" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3537" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1915  %p_16_0_135 = extractvalue { i32, i32 } %max_ret_135, 1

]]></node>
<StgValue><ssdm name="p_16_0_135"/></StgValue>
</operation>

<operation id="5420" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3544" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1922  %min_ret_136 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_274, i32 %tempData_data_load_274, i32 %tempData_priority_load_275, i32 %tempData_data_load_275)

]]></node>
<StgValue><ssdm name="min_ret_136"/></StgValue>
</operation>

<operation id="5421" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3545" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1923  %p_0_0_136 = extractvalue { i32, i32 } %min_ret_136, 0

]]></node>
<StgValue><ssdm name="p_0_0_136"/></StgValue>
</operation>

<operation id="5422" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3546" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1924  %p_1_0_136 = extractvalue { i32, i32 } %min_ret_136, 1

]]></node>
<StgValue><ssdm name="p_1_0_136"/></StgValue>
</operation>

<operation id="5423" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3549" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1927  %max_ret_136 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_274, i32 %tempData_data_load_274, i32 %tempData_priority_load_275, i32 %tempData_data_load_275)

]]></node>
<StgValue><ssdm name="max_ret_136"/></StgValue>
</operation>

<operation id="5424" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3550" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1928  %p_05_0_136 = extractvalue { i32, i32 } %max_ret_136, 0

]]></node>
<StgValue><ssdm name="p_05_0_136"/></StgValue>
</operation>

<operation id="5425" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3551" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1929  %p_16_0_136 = extractvalue { i32, i32 } %max_ret_136, 1

]]></node>
<StgValue><ssdm name="p_16_0_136"/></StgValue>
</operation>

<operation id="5426" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3568" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1946  %tempData_priority_load_278 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_278"/></StgValue>
</operation>

<operation id="5427" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3569" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1947  %tempData_data_load_278 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_278"/></StgValue>
</operation>

<operation id="5428" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3570" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1948  %tempData_priority_load_279 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_279"/></StgValue>
</operation>

<operation id="5429" st_id="343" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3571" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1949  %tempData_data_load_279 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_279"/></StgValue>
</operation>

<operation id="5430" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3582" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1960  %tempData_priority_load_280 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_280"/></StgValue>
</operation>

<operation id="5431" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3583" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1961  %tempData_data_load_280 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_280"/></StgValue>
</operation>

<operation id="5432" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3584" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1962  %tempData_priority_load_281 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_281"/></StgValue>
</operation>

<operation id="5433" st_id="343" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1963  %tempData_data_load_281 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_281"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="5434" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2581" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:959  store i32 %p_0_0_67, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5435" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2582" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:960  store i32 %p_1_0_67, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 136), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5436" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2592" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:970  %min_ret_68 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_138, i32 %tempData_data_load_138, i32 %tempData_priority_load_139, i32 %tempData_data_load_139)

]]></node>
<StgValue><ssdm name="min_ret_68"/></StgValue>
</operation>

<operation id="5437" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3538" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1916  store i32 %p_05_0_135, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5438" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3539" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1917  store i32 %p_16_0_135, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 273), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5439" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3558" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1936  %min_ret_137 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_276, i32 %tempData_data_load_276, i32 %tempData_priority_load_277, i32 %tempData_data_load_277)

]]></node>
<StgValue><ssdm name="min_ret_137"/></StgValue>
</operation>

<operation id="5440" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1941  %max_ret_137 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_276, i32 %tempData_data_load_276, i32 %tempData_priority_load_277, i32 %tempData_data_load_277)

]]></node>
<StgValue><ssdm name="max_ret_137"/></StgValue>
</operation>

<operation id="5441" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3572" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1950  %min_ret_138 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_278, i32 %tempData_data_load_278, i32 %tempData_priority_load_279, i32 %tempData_data_load_279)

]]></node>
<StgValue><ssdm name="min_ret_138"/></StgValue>
</operation>

<operation id="5442" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3577" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1955  %max_ret_138 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_278, i32 %tempData_data_load_278, i32 %tempData_priority_load_279, i32 %tempData_data_load_279)

]]></node>
<StgValue><ssdm name="max_ret_138"/></StgValue>
</operation>

<operation id="5443" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3582" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1960  %tempData_priority_load_280 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_280"/></StgValue>
</operation>

<operation id="5444" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3583" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1961  %tempData_data_load_280 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_280"/></StgValue>
</operation>

<operation id="5445" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3584" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1962  %tempData_priority_load_281 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_281"/></StgValue>
</operation>

<operation id="5446" st_id="344" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1963  %tempData_data_load_281 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_281"/></StgValue>
</operation>

<operation id="5447" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3596" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1974  %tempData_priority_load_282 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_282"/></StgValue>
</operation>

<operation id="5448" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3597" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1975  %tempData_data_load_282 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_282"/></StgValue>
</operation>

<operation id="5449" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3598" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1976  %tempData_priority_load_283 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_283"/></StgValue>
</operation>

<operation id="5450" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3599" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1977  %tempData_data_load_283 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_283"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="5451" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2592" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:970  %min_ret_68 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_138, i32 %tempData_data_load_138, i32 %tempData_priority_load_139, i32 %tempData_data_load_139)

]]></node>
<StgValue><ssdm name="min_ret_68"/></StgValue>
</operation>

<operation id="5452" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2593" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:971  %p_0_0_68 = extractvalue { i32, i32 } %min_ret_68, 0

]]></node>
<StgValue><ssdm name="p_0_0_68"/></StgValue>
</operation>

<operation id="5453" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2594" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:972  %p_1_0_68 = extractvalue { i32, i32 } %min_ret_68, 1

]]></node>
<StgValue><ssdm name="p_1_0_68"/></StgValue>
</operation>

<operation id="5454" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3552" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1930  store i32 %p_05_0_136, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5455" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3553" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1931  store i32 %p_16_0_136, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 275), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5456" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3558" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1936  %min_ret_137 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_276, i32 %tempData_data_load_276, i32 %tempData_priority_load_277, i32 %tempData_data_load_277)

]]></node>
<StgValue><ssdm name="min_ret_137"/></StgValue>
</operation>

<operation id="5457" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3559" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1937  %p_0_0_137 = extractvalue { i32, i32 } %min_ret_137, 0

]]></node>
<StgValue><ssdm name="p_0_0_137"/></StgValue>
</operation>

<operation id="5458" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3560" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1938  %p_1_0_137 = extractvalue { i32, i32 } %min_ret_137, 1

]]></node>
<StgValue><ssdm name="p_1_0_137"/></StgValue>
</operation>

<operation id="5459" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3563" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1941  %max_ret_137 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_276, i32 %tempData_data_load_276, i32 %tempData_priority_load_277, i32 %tempData_data_load_277)

]]></node>
<StgValue><ssdm name="max_ret_137"/></StgValue>
</operation>

<operation id="5460" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3564" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1942  %p_05_0_137 = extractvalue { i32, i32 } %max_ret_137, 0

]]></node>
<StgValue><ssdm name="p_05_0_137"/></StgValue>
</operation>

<operation id="5461" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3565" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1943  %p_16_0_137 = extractvalue { i32, i32 } %max_ret_137, 1

]]></node>
<StgValue><ssdm name="p_16_0_137"/></StgValue>
</operation>

<operation id="5462" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3572" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1950  %min_ret_138 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_278, i32 %tempData_data_load_278, i32 %tempData_priority_load_279, i32 %tempData_data_load_279)

]]></node>
<StgValue><ssdm name="min_ret_138"/></StgValue>
</operation>

<operation id="5463" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3573" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1951  %p_0_0_138 = extractvalue { i32, i32 } %min_ret_138, 0

]]></node>
<StgValue><ssdm name="p_0_0_138"/></StgValue>
</operation>

<operation id="5464" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3574" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1952  %p_1_0_138 = extractvalue { i32, i32 } %min_ret_138, 1

]]></node>
<StgValue><ssdm name="p_1_0_138"/></StgValue>
</operation>

<operation id="5465" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3577" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1955  %max_ret_138 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_278, i32 %tempData_data_load_278, i32 %tempData_priority_load_279, i32 %tempData_data_load_279)

]]></node>
<StgValue><ssdm name="max_ret_138"/></StgValue>
</operation>

<operation id="5466" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3578" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1956  %p_05_0_138 = extractvalue { i32, i32 } %max_ret_138, 0

]]></node>
<StgValue><ssdm name="p_05_0_138"/></StgValue>
</operation>

<operation id="5467" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3579" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1957  %p_16_0_138 = extractvalue { i32, i32 } %max_ret_138, 1

]]></node>
<StgValue><ssdm name="p_16_0_138"/></StgValue>
</operation>

<operation id="5468" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3596" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1974  %tempData_priority_load_282 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_282"/></StgValue>
</operation>

<operation id="5469" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3597" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1975  %tempData_data_load_282 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_282"/></StgValue>
</operation>

<operation id="5470" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3598" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1976  %tempData_priority_load_283 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_283"/></StgValue>
</operation>

<operation id="5471" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3599" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1977  %tempData_data_load_283 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_283"/></StgValue>
</operation>

<operation id="5472" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3610" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1988  %tempData_priority_load_284 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_284"/></StgValue>
</operation>

<operation id="5473" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3611" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1989  %tempData_data_load_284 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_284"/></StgValue>
</operation>

<operation id="5474" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3612" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1990  %tempData_priority_load_285 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_285"/></StgValue>
</operation>

<operation id="5475" st_id="345" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3613" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1991  %tempData_data_load_285 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_285"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="5476" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:973  store i32 %p_0_0_68, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5477" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:974  store i32 %p_1_0_68, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 138), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5478" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:984  %min_ret_69 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_140, i32 %tempData_data_load_140, i32 %tempData_priority_load_141, i32 %tempData_data_load_141)

]]></node>
<StgValue><ssdm name="min_ret_69"/></StgValue>
</operation>

<operation id="5479" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1944  store i32 %p_05_0_137, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5480" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3567" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1945  store i32 %p_16_0_137, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 277), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5481" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3586" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1964  %min_ret_139 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_280, i32 %tempData_data_load_280, i32 %tempData_priority_load_281, i32 %tempData_data_load_281)

]]></node>
<StgValue><ssdm name="min_ret_139"/></StgValue>
</operation>

<operation id="5482" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3591" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1969  %max_ret_139 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_280, i32 %tempData_data_load_280, i32 %tempData_priority_load_281, i32 %tempData_data_load_281)

]]></node>
<StgValue><ssdm name="max_ret_139"/></StgValue>
</operation>

<operation id="5483" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1978  %min_ret_140 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_282, i32 %tempData_data_load_282, i32 %tempData_priority_load_283, i32 %tempData_data_load_283)

]]></node>
<StgValue><ssdm name="min_ret_140"/></StgValue>
</operation>

<operation id="5484" st_id="346" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3605" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1983  %max_ret_140 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_282, i32 %tempData_data_load_282, i32 %tempData_priority_load_283, i32 %tempData_data_load_283)

]]></node>
<StgValue><ssdm name="max_ret_140"/></StgValue>
</operation>

<operation id="5485" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3610" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1988  %tempData_priority_load_284 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_284"/></StgValue>
</operation>

<operation id="5486" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3611" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1989  %tempData_data_load_284 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_284"/></StgValue>
</operation>

<operation id="5487" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3612" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1990  %tempData_priority_load_285 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_285"/></StgValue>
</operation>

<operation id="5488" st_id="346" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3613" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:1991  %tempData_data_load_285 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_285"/></StgValue>
</operation>

<operation id="5489" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3624" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2002  %tempData_priority_load_286 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_286"/></StgValue>
</operation>

<operation id="5490" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3625" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2003  %tempData_data_load_286 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_286"/></StgValue>
</operation>

<operation id="5491" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3626" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2004  %tempData_priority_load_287 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_287"/></StgValue>
</operation>

<operation id="5492" st_id="346" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3627" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2005  %tempData_data_load_287 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_287"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="5493" st_id="347" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:984  %min_ret_69 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_140, i32 %tempData_data_load_140, i32 %tempData_priority_load_141, i32 %tempData_data_load_141)

]]></node>
<StgValue><ssdm name="min_ret_69"/></StgValue>
</operation>

<operation id="5494" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:985  %p_0_0_69 = extractvalue { i32, i32 } %min_ret_69, 0

]]></node>
<StgValue><ssdm name="p_0_0_69"/></StgValue>
</operation>

<operation id="5495" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2608" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:986  %p_1_0_69 = extractvalue { i32, i32 } %min_ret_69, 1

]]></node>
<StgValue><ssdm name="p_1_0_69"/></StgValue>
</operation>

<operation id="5496" st_id="347" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3580" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1958  store i32 %p_05_0_138, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5497" st_id="347" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3581" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1959  store i32 %p_16_0_138, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 279), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5498" st_id="347" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3586" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1964  %min_ret_139 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_280, i32 %tempData_data_load_280, i32 %tempData_priority_load_281, i32 %tempData_data_load_281)

]]></node>
<StgValue><ssdm name="min_ret_139"/></StgValue>
</operation>

<operation id="5499" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3587" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1965  %p_0_0_139 = extractvalue { i32, i32 } %min_ret_139, 0

]]></node>
<StgValue><ssdm name="p_0_0_139"/></StgValue>
</operation>

<operation id="5500" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3588" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1966  %p_1_0_139 = extractvalue { i32, i32 } %min_ret_139, 1

]]></node>
<StgValue><ssdm name="p_1_0_139"/></StgValue>
</operation>

<operation id="5501" st_id="347" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3591" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1969  %max_ret_139 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_280, i32 %tempData_data_load_280, i32 %tempData_priority_load_281, i32 %tempData_data_load_281)

]]></node>
<StgValue><ssdm name="max_ret_139"/></StgValue>
</operation>

<operation id="5502" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3592" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1970  %p_05_0_139 = extractvalue { i32, i32 } %max_ret_139, 0

]]></node>
<StgValue><ssdm name="p_05_0_139"/></StgValue>
</operation>

<operation id="5503" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3593" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1971  %p_16_0_139 = extractvalue { i32, i32 } %max_ret_139, 1

]]></node>
<StgValue><ssdm name="p_16_0_139"/></StgValue>
</operation>

<operation id="5504" st_id="347" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1978  %min_ret_140 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_282, i32 %tempData_data_load_282, i32 %tempData_priority_load_283, i32 %tempData_data_load_283)

]]></node>
<StgValue><ssdm name="min_ret_140"/></StgValue>
</operation>

<operation id="5505" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3601" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1979  %p_0_0_140 = extractvalue { i32, i32 } %min_ret_140, 0

]]></node>
<StgValue><ssdm name="p_0_0_140"/></StgValue>
</operation>

<operation id="5506" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3602" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1980  %p_1_0_140 = extractvalue { i32, i32 } %min_ret_140, 1

]]></node>
<StgValue><ssdm name="p_1_0_140"/></StgValue>
</operation>

<operation id="5507" st_id="347" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3605" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1983  %max_ret_140 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_282, i32 %tempData_data_load_282, i32 %tempData_priority_load_283, i32 %tempData_data_load_283)

]]></node>
<StgValue><ssdm name="max_ret_140"/></StgValue>
</operation>

<operation id="5508" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3606" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1984  %p_05_0_140 = extractvalue { i32, i32 } %max_ret_140, 0

]]></node>
<StgValue><ssdm name="p_05_0_140"/></StgValue>
</operation>

<operation id="5509" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3607" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1985  %p_16_0_140 = extractvalue { i32, i32 } %max_ret_140, 1

]]></node>
<StgValue><ssdm name="p_16_0_140"/></StgValue>
</operation>

<operation id="5510" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3624" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2002  %tempData_priority_load_286 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_286"/></StgValue>
</operation>

<operation id="5511" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3625" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2003  %tempData_data_load_286 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_286"/></StgValue>
</operation>

<operation id="5512" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3626" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2004  %tempData_priority_load_287 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_287"/></StgValue>
</operation>

<operation id="5513" st_id="347" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3627" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2005  %tempData_data_load_287 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_287"/></StgValue>
</operation>

<operation id="5514" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3638" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2016  %tempData_priority_load_288 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_288"/></StgValue>
</operation>

<operation id="5515" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3639" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2017  %tempData_data_load_288 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_288"/></StgValue>
</operation>

<operation id="5516" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3640" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2018  %tempData_priority_load_289 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_289"/></StgValue>
</operation>

<operation id="5517" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3641" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2019  %tempData_data_load_289 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_289"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="5518" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2609" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:987  store i32 %p_0_0_69, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5519" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:988  store i32 %p_1_0_69, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 140), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5520" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2620" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:998  %min_ret_70 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_142, i32 %tempData_data_load_142, i32 %tempData_priority_load_143, i32 %tempData_data_load_143)

]]></node>
<StgValue><ssdm name="min_ret_70"/></StgValue>
</operation>

<operation id="5521" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3594" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1972  store i32 %p_05_0_139, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5522" st_id="348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3595" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1973  store i32 %p_16_0_139, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 281), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5523" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3614" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1992  %min_ret_141 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_284, i32 %tempData_data_load_284, i32 %tempData_priority_load_285, i32 %tempData_data_load_285)

]]></node>
<StgValue><ssdm name="min_ret_141"/></StgValue>
</operation>

<operation id="5524" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3619" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1997  %max_ret_141 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_284, i32 %tempData_data_load_284, i32 %tempData_priority_load_285, i32 %tempData_data_load_285)

]]></node>
<StgValue><ssdm name="max_ret_141"/></StgValue>
</operation>

<operation id="5525" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3628" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2006  %min_ret_142 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_286, i32 %tempData_data_load_286, i32 %tempData_priority_load_287, i32 %tempData_data_load_287)

]]></node>
<StgValue><ssdm name="min_ret_142"/></StgValue>
</operation>

<operation id="5526" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3633" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2011  %max_ret_142 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_286, i32 %tempData_data_load_286, i32 %tempData_priority_load_287, i32 %tempData_data_load_287)

]]></node>
<StgValue><ssdm name="max_ret_142"/></StgValue>
</operation>

<operation id="5527" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3638" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2016  %tempData_priority_load_288 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_288"/></StgValue>
</operation>

<operation id="5528" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3639" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2017  %tempData_data_load_288 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_288"/></StgValue>
</operation>

<operation id="5529" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3640" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2018  %tempData_priority_load_289 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_289"/></StgValue>
</operation>

<operation id="5530" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3641" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2019  %tempData_data_load_289 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_289"/></StgValue>
</operation>

<operation id="5531" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3652" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2030  %tempData_priority_load_290 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_290"/></StgValue>
</operation>

<operation id="5532" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3653" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2031  %tempData_data_load_290 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_290"/></StgValue>
</operation>

<operation id="5533" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3654" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2032  %tempData_priority_load_291 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_291"/></StgValue>
</operation>

<operation id="5534" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3655" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2033  %tempData_data_load_291 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_291"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="5535" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2620" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:998  %min_ret_70 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_142, i32 %tempData_data_load_142, i32 %tempData_priority_load_143, i32 %tempData_data_load_143)

]]></node>
<StgValue><ssdm name="min_ret_70"/></StgValue>
</operation>

<operation id="5536" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2621" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:999  %p_0_0_70 = extractvalue { i32, i32 } %min_ret_70, 0

]]></node>
<StgValue><ssdm name="p_0_0_70"/></StgValue>
</operation>

<operation id="5537" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2622" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1000  %p_1_0_70 = extractvalue { i32, i32 } %min_ret_70, 1

]]></node>
<StgValue><ssdm name="p_1_0_70"/></StgValue>
</operation>

<operation id="5538" st_id="349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3608" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1986  store i32 %p_05_0_140, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5539" st_id="349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3609" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1987  store i32 %p_16_0_140, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 283), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5540" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3614" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1992  %min_ret_141 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_284, i32 %tempData_data_load_284, i32 %tempData_priority_load_285, i32 %tempData_data_load_285)

]]></node>
<StgValue><ssdm name="min_ret_141"/></StgValue>
</operation>

<operation id="5541" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3615" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1993  %p_0_0_141 = extractvalue { i32, i32 } %min_ret_141, 0

]]></node>
<StgValue><ssdm name="p_0_0_141"/></StgValue>
</operation>

<operation id="5542" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3616" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1994  %p_1_0_141 = extractvalue { i32, i32 } %min_ret_141, 1

]]></node>
<StgValue><ssdm name="p_1_0_141"/></StgValue>
</operation>

<operation id="5543" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3619" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1997  %max_ret_141 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_284, i32 %tempData_data_load_284, i32 %tempData_priority_load_285, i32 %tempData_data_load_285)

]]></node>
<StgValue><ssdm name="max_ret_141"/></StgValue>
</operation>

<operation id="5544" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3620" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1998  %p_05_0_141 = extractvalue { i32, i32 } %max_ret_141, 0

]]></node>
<StgValue><ssdm name="p_05_0_141"/></StgValue>
</operation>

<operation id="5545" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3621" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1999  %p_16_0_141 = extractvalue { i32, i32 } %max_ret_141, 1

]]></node>
<StgValue><ssdm name="p_16_0_141"/></StgValue>
</operation>

<operation id="5546" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3628" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2006  %min_ret_142 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_286, i32 %tempData_data_load_286, i32 %tempData_priority_load_287, i32 %tempData_data_load_287)

]]></node>
<StgValue><ssdm name="min_ret_142"/></StgValue>
</operation>

<operation id="5547" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2007  %p_0_0_142 = extractvalue { i32, i32 } %min_ret_142, 0

]]></node>
<StgValue><ssdm name="p_0_0_142"/></StgValue>
</operation>

<operation id="5548" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3630" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2008  %p_1_0_142 = extractvalue { i32, i32 } %min_ret_142, 1

]]></node>
<StgValue><ssdm name="p_1_0_142"/></StgValue>
</operation>

<operation id="5549" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3633" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2011  %max_ret_142 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_286, i32 %tempData_data_load_286, i32 %tempData_priority_load_287, i32 %tempData_data_load_287)

]]></node>
<StgValue><ssdm name="max_ret_142"/></StgValue>
</operation>

<operation id="5550" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3634" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2012  %p_05_0_142 = extractvalue { i32, i32 } %max_ret_142, 0

]]></node>
<StgValue><ssdm name="p_05_0_142"/></StgValue>
</operation>

<operation id="5551" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3635" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2013  %p_16_0_142 = extractvalue { i32, i32 } %max_ret_142, 1

]]></node>
<StgValue><ssdm name="p_16_0_142"/></StgValue>
</operation>

<operation id="5552" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3652" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2030  %tempData_priority_load_290 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_290"/></StgValue>
</operation>

<operation id="5553" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3653" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2031  %tempData_data_load_290 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_290"/></StgValue>
</operation>

<operation id="5554" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3654" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2032  %tempData_priority_load_291 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_291"/></StgValue>
</operation>

<operation id="5555" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3655" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2033  %tempData_data_load_291 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_291"/></StgValue>
</operation>

<operation id="5556" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3666" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2044  %tempData_priority_load_292 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_292"/></StgValue>
</operation>

<operation id="5557" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3667" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2045  %tempData_data_load_292 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_292"/></StgValue>
</operation>

<operation id="5558" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3668" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2046  %tempData_priority_load_293 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_293"/></StgValue>
</operation>

<operation id="5559" st_id="349" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3669" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2047  %tempData_data_load_293 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_293"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="5560" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2623" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1001  store i32 %p_0_0_70, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5561" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2624" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1002  store i32 %p_1_0_70, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 142), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5562" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2634" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1012  %min_ret_71 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_144, i32 %tempData_data_load_144, i32 %tempData_priority_load_145, i32 %tempData_data_load_145)

]]></node>
<StgValue><ssdm name="min_ret_71"/></StgValue>
</operation>

<operation id="5563" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3622" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2000  store i32 %p_05_0_141, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5564" st_id="350" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3623" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2001  store i32 %p_16_0_141, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 285), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5565" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2020  %min_ret_143 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_288, i32 %tempData_data_load_288, i32 %tempData_priority_load_289, i32 %tempData_data_load_289)

]]></node>
<StgValue><ssdm name="min_ret_143"/></StgValue>
</operation>

<operation id="5566" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3647" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2025  %max_ret_143 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_288, i32 %tempData_data_load_288, i32 %tempData_priority_load_289, i32 %tempData_data_load_289)

]]></node>
<StgValue><ssdm name="max_ret_143"/></StgValue>
</operation>

<operation id="5567" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3656" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2034  %min_ret_144 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_290, i32 %tempData_data_load_290, i32 %tempData_priority_load_291, i32 %tempData_data_load_291)

]]></node>
<StgValue><ssdm name="min_ret_144"/></StgValue>
</operation>

<operation id="5568" st_id="350" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3661" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2039  %max_ret_144 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_290, i32 %tempData_data_load_290, i32 %tempData_priority_load_291, i32 %tempData_data_load_291)

]]></node>
<StgValue><ssdm name="max_ret_144"/></StgValue>
</operation>

<operation id="5569" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3666" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2044  %tempData_priority_load_292 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_292"/></StgValue>
</operation>

<operation id="5570" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3667" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2045  %tempData_data_load_292 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_292"/></StgValue>
</operation>

<operation id="5571" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3668" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2046  %tempData_priority_load_293 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_293"/></StgValue>
</operation>

<operation id="5572" st_id="350" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3669" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2047  %tempData_data_load_293 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_293"/></StgValue>
</operation>

<operation id="5573" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3680" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2058  %tempData_priority_load_294 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_294"/></StgValue>
</operation>

<operation id="5574" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3681" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2059  %tempData_data_load_294 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_294"/></StgValue>
</operation>

<operation id="5575" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3682" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2060  %tempData_priority_load_295 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_295"/></StgValue>
</operation>

<operation id="5576" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3683" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2061  %tempData_data_load_295 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_295"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="5577" st_id="351" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2634" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1012  %min_ret_71 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_144, i32 %tempData_data_load_144, i32 %tempData_priority_load_145, i32 %tempData_data_load_145)

]]></node>
<StgValue><ssdm name="min_ret_71"/></StgValue>
</operation>

<operation id="5578" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1013  %p_0_0_71 = extractvalue { i32, i32 } %min_ret_71, 0

]]></node>
<StgValue><ssdm name="p_0_0_71"/></StgValue>
</operation>

<operation id="5579" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2636" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1014  %p_1_0_71 = extractvalue { i32, i32 } %min_ret_71, 1

]]></node>
<StgValue><ssdm name="p_1_0_71"/></StgValue>
</operation>

<operation id="5580" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3636" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2014  store i32 %p_05_0_142, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5581" st_id="351" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3637" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2015  store i32 %p_16_0_142, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 287), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5582" st_id="351" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3642" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2020  %min_ret_143 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_288, i32 %tempData_data_load_288, i32 %tempData_priority_load_289, i32 %tempData_data_load_289)

]]></node>
<StgValue><ssdm name="min_ret_143"/></StgValue>
</operation>

<operation id="5583" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3643" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2021  %p_0_0_143 = extractvalue { i32, i32 } %min_ret_143, 0

]]></node>
<StgValue><ssdm name="p_0_0_143"/></StgValue>
</operation>

<operation id="5584" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3644" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2022  %p_1_0_143 = extractvalue { i32, i32 } %min_ret_143, 1

]]></node>
<StgValue><ssdm name="p_1_0_143"/></StgValue>
</operation>

<operation id="5585" st_id="351" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3647" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2025  %max_ret_143 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_288, i32 %tempData_data_load_288, i32 %tempData_priority_load_289, i32 %tempData_data_load_289)

]]></node>
<StgValue><ssdm name="max_ret_143"/></StgValue>
</operation>

<operation id="5586" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3648" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2026  %p_05_0_143 = extractvalue { i32, i32 } %max_ret_143, 0

]]></node>
<StgValue><ssdm name="p_05_0_143"/></StgValue>
</operation>

<operation id="5587" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3649" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2027  %p_16_0_143 = extractvalue { i32, i32 } %max_ret_143, 1

]]></node>
<StgValue><ssdm name="p_16_0_143"/></StgValue>
</operation>

<operation id="5588" st_id="351" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3656" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2034  %min_ret_144 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_290, i32 %tempData_data_load_290, i32 %tempData_priority_load_291, i32 %tempData_data_load_291)

]]></node>
<StgValue><ssdm name="min_ret_144"/></StgValue>
</operation>

<operation id="5589" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3657" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2035  %p_0_0_144 = extractvalue { i32, i32 } %min_ret_144, 0

]]></node>
<StgValue><ssdm name="p_0_0_144"/></StgValue>
</operation>

<operation id="5590" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3658" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2036  %p_1_0_144 = extractvalue { i32, i32 } %min_ret_144, 1

]]></node>
<StgValue><ssdm name="p_1_0_144"/></StgValue>
</operation>

<operation id="5591" st_id="351" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3661" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2039  %max_ret_144 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_290, i32 %tempData_data_load_290, i32 %tempData_priority_load_291, i32 %tempData_data_load_291)

]]></node>
<StgValue><ssdm name="max_ret_144"/></StgValue>
</operation>

<operation id="5592" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3662" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2040  %p_05_0_144 = extractvalue { i32, i32 } %max_ret_144, 0

]]></node>
<StgValue><ssdm name="p_05_0_144"/></StgValue>
</operation>

<operation id="5593" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3663" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2041  %p_16_0_144 = extractvalue { i32, i32 } %max_ret_144, 1

]]></node>
<StgValue><ssdm name="p_16_0_144"/></StgValue>
</operation>

<operation id="5594" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3680" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2058  %tempData_priority_load_294 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_294"/></StgValue>
</operation>

<operation id="5595" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3681" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2059  %tempData_data_load_294 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_294"/></StgValue>
</operation>

<operation id="5596" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3682" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2060  %tempData_priority_load_295 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_295"/></StgValue>
</operation>

<operation id="5597" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3683" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2061  %tempData_data_load_295 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_295"/></StgValue>
</operation>

<operation id="5598" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3694" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2072  %tempData_priority_load_296 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_296"/></StgValue>
</operation>

<operation id="5599" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2073  %tempData_data_load_296 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_296"/></StgValue>
</operation>

<operation id="5600" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3696" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2074  %tempData_priority_load_297 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_297"/></StgValue>
</operation>

<operation id="5601" st_id="351" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3697" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2075  %tempData_data_load_297 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_297"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="5602" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1015  store i32 %p_0_0_71, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5603" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1016  store i32 %p_1_0_71, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 144), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5604" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2648" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1026  %min_ret_72 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_146, i32 %tempData_data_load_146, i32 %tempData_priority_load_147, i32 %tempData_data_load_147)

]]></node>
<StgValue><ssdm name="min_ret_72"/></StgValue>
</operation>

<operation id="5605" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3650" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2028  store i32 %p_05_0_143, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5606" st_id="352" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3651" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2029  store i32 %p_16_0_143, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 289), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5607" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3670" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2048  %min_ret_145 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_292, i32 %tempData_data_load_292, i32 %tempData_priority_load_293, i32 %tempData_data_load_293)

]]></node>
<StgValue><ssdm name="min_ret_145"/></StgValue>
</operation>

<operation id="5608" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3675" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2053  %max_ret_145 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_292, i32 %tempData_data_load_292, i32 %tempData_priority_load_293, i32 %tempData_data_load_293)

]]></node>
<StgValue><ssdm name="max_ret_145"/></StgValue>
</operation>

<operation id="5609" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3684" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2062  %min_ret_146 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_294, i32 %tempData_data_load_294, i32 %tempData_priority_load_295, i32 %tempData_data_load_295)

]]></node>
<StgValue><ssdm name="min_ret_146"/></StgValue>
</operation>

<operation id="5610" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3689" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2067  %max_ret_146 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_294, i32 %tempData_data_load_294, i32 %tempData_priority_load_295, i32 %tempData_data_load_295)

]]></node>
<StgValue><ssdm name="max_ret_146"/></StgValue>
</operation>

<operation id="5611" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3694" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2072  %tempData_priority_load_296 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_296"/></StgValue>
</operation>

<operation id="5612" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3695" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2073  %tempData_data_load_296 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_296"/></StgValue>
</operation>

<operation id="5613" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3696" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2074  %tempData_priority_load_297 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_297"/></StgValue>
</operation>

<operation id="5614" st_id="352" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3697" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2075  %tempData_data_load_297 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_297"/></StgValue>
</operation>

<operation id="5615" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3708" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2086  %tempData_priority_load_298 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_298"/></StgValue>
</operation>

<operation id="5616" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3709" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2087  %tempData_data_load_298 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_298"/></StgValue>
</operation>

<operation id="5617" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3710" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2088  %tempData_priority_load_299 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_299"/></StgValue>
</operation>

<operation id="5618" st_id="352" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3711" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2089  %tempData_data_load_299 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_299"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="5619" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2648" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1026  %min_ret_72 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_146, i32 %tempData_data_load_146, i32 %tempData_priority_load_147, i32 %tempData_data_load_147)

]]></node>
<StgValue><ssdm name="min_ret_72"/></StgValue>
</operation>

<operation id="5620" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1027  %p_0_0_72 = extractvalue { i32, i32 } %min_ret_72, 0

]]></node>
<StgValue><ssdm name="p_0_0_72"/></StgValue>
</operation>

<operation id="5621" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2650" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1028  %p_1_0_72 = extractvalue { i32, i32 } %min_ret_72, 1

]]></node>
<StgValue><ssdm name="p_1_0_72"/></StgValue>
</operation>

<operation id="5622" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3664" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2042  store i32 %p_05_0_144, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5623" st_id="353" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2043  store i32 %p_16_0_144, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 291), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5624" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3670" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2048  %min_ret_145 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_292, i32 %tempData_data_load_292, i32 %tempData_priority_load_293, i32 %tempData_data_load_293)

]]></node>
<StgValue><ssdm name="min_ret_145"/></StgValue>
</operation>

<operation id="5625" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3671" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2049  %p_0_0_145 = extractvalue { i32, i32 } %min_ret_145, 0

]]></node>
<StgValue><ssdm name="p_0_0_145"/></StgValue>
</operation>

<operation id="5626" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3672" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2050  %p_1_0_145 = extractvalue { i32, i32 } %min_ret_145, 1

]]></node>
<StgValue><ssdm name="p_1_0_145"/></StgValue>
</operation>

<operation id="5627" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3675" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2053  %max_ret_145 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_292, i32 %tempData_data_load_292, i32 %tempData_priority_load_293, i32 %tempData_data_load_293)

]]></node>
<StgValue><ssdm name="max_ret_145"/></StgValue>
</operation>

<operation id="5628" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3676" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2054  %p_05_0_145 = extractvalue { i32, i32 } %max_ret_145, 0

]]></node>
<StgValue><ssdm name="p_05_0_145"/></StgValue>
</operation>

<operation id="5629" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3677" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2055  %p_16_0_145 = extractvalue { i32, i32 } %max_ret_145, 1

]]></node>
<StgValue><ssdm name="p_16_0_145"/></StgValue>
</operation>

<operation id="5630" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3684" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2062  %min_ret_146 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_294, i32 %tempData_data_load_294, i32 %tempData_priority_load_295, i32 %tempData_data_load_295)

]]></node>
<StgValue><ssdm name="min_ret_146"/></StgValue>
</operation>

<operation id="5631" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3685" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2063  %p_0_0_146 = extractvalue { i32, i32 } %min_ret_146, 0

]]></node>
<StgValue><ssdm name="p_0_0_146"/></StgValue>
</operation>

<operation id="5632" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3686" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2064  %p_1_0_146 = extractvalue { i32, i32 } %min_ret_146, 1

]]></node>
<StgValue><ssdm name="p_1_0_146"/></StgValue>
</operation>

<operation id="5633" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3689" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2067  %max_ret_146 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_294, i32 %tempData_data_load_294, i32 %tempData_priority_load_295, i32 %tempData_data_load_295)

]]></node>
<StgValue><ssdm name="max_ret_146"/></StgValue>
</operation>

<operation id="5634" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3690" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2068  %p_05_0_146 = extractvalue { i32, i32 } %max_ret_146, 0

]]></node>
<StgValue><ssdm name="p_05_0_146"/></StgValue>
</operation>

<operation id="5635" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3691" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2069  %p_16_0_146 = extractvalue { i32, i32 } %max_ret_146, 1

]]></node>
<StgValue><ssdm name="p_16_0_146"/></StgValue>
</operation>

<operation id="5636" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3708" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2086  %tempData_priority_load_298 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_298"/></StgValue>
</operation>

<operation id="5637" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3709" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2087  %tempData_data_load_298 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_298"/></StgValue>
</operation>

<operation id="5638" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3710" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2088  %tempData_priority_load_299 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_299"/></StgValue>
</operation>

<operation id="5639" st_id="353" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3711" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2089  %tempData_data_load_299 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_299"/></StgValue>
</operation>

<operation id="5640" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3722" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2100  %tempData_priority_load_300 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_300"/></StgValue>
</operation>

<operation id="5641" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3723" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2101  %tempData_data_load_300 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_300"/></StgValue>
</operation>

<operation id="5642" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3724" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2102  %tempData_priority_load_301 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_301"/></StgValue>
</operation>

<operation id="5643" st_id="353" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3725" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2103  %tempData_data_load_301 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_301"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="5644" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2651" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1029  store i32 %p_0_0_72, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5645" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2652" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1030  store i32 %p_1_0_72, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 146), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5646" st_id="354" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2662" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1040  %min_ret_73 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_148, i32 %tempData_data_load_148, i32 %tempData_priority_load_149, i32 %tempData_data_load_149)

]]></node>
<StgValue><ssdm name="min_ret_73"/></StgValue>
</operation>

<operation id="5647" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3678" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2056  store i32 %p_05_0_145, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5648" st_id="354" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3679" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2057  store i32 %p_16_0_145, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 293), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5649" st_id="354" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3698" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2076  %min_ret_147 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_296, i32 %tempData_data_load_296, i32 %tempData_priority_load_297, i32 %tempData_data_load_297)

]]></node>
<StgValue><ssdm name="min_ret_147"/></StgValue>
</operation>

<operation id="5650" st_id="354" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3703" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2081  %max_ret_147 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_296, i32 %tempData_data_load_296, i32 %tempData_priority_load_297, i32 %tempData_data_load_297)

]]></node>
<StgValue><ssdm name="max_ret_147"/></StgValue>
</operation>

<operation id="5651" st_id="354" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3712" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2090  %min_ret_148 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_298, i32 %tempData_data_load_298, i32 %tempData_priority_load_299, i32 %tempData_data_load_299)

]]></node>
<StgValue><ssdm name="min_ret_148"/></StgValue>
</operation>

<operation id="5652" st_id="354" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2095  %max_ret_148 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_298, i32 %tempData_data_load_298, i32 %tempData_priority_load_299, i32 %tempData_data_load_299)

]]></node>
<StgValue><ssdm name="max_ret_148"/></StgValue>
</operation>

<operation id="5653" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3722" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2100  %tempData_priority_load_300 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_300"/></StgValue>
</operation>

<operation id="5654" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3723" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2101  %tempData_data_load_300 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_300"/></StgValue>
</operation>

<operation id="5655" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3724" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2102  %tempData_priority_load_301 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_301"/></StgValue>
</operation>

<operation id="5656" st_id="354" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3725" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2103  %tempData_data_load_301 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_301"/></StgValue>
</operation>

<operation id="5657" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3736" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2114  %tempData_priority_load_302 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_302"/></StgValue>
</operation>

<operation id="5658" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3737" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2115  %tempData_data_load_302 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_302"/></StgValue>
</operation>

<operation id="5659" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3738" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2116  %tempData_priority_load_303 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_303"/></StgValue>
</operation>

<operation id="5660" st_id="354" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2117  %tempData_data_load_303 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_303"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="5661" st_id="355" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2662" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1040  %min_ret_73 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_148, i32 %tempData_data_load_148, i32 %tempData_priority_load_149, i32 %tempData_data_load_149)

]]></node>
<StgValue><ssdm name="min_ret_73"/></StgValue>
</operation>

<operation id="5662" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2663" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1041  %p_0_0_73 = extractvalue { i32, i32 } %min_ret_73, 0

]]></node>
<StgValue><ssdm name="p_0_0_73"/></StgValue>
</operation>

<operation id="5663" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2664" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1042  %p_1_0_73 = extractvalue { i32, i32 } %min_ret_73, 1

]]></node>
<StgValue><ssdm name="p_1_0_73"/></StgValue>
</operation>

<operation id="5664" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3692" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2070  store i32 %p_05_0_146, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5665" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3693" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2071  store i32 %p_16_0_146, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 295), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5666" st_id="355" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3698" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2076  %min_ret_147 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_296, i32 %tempData_data_load_296, i32 %tempData_priority_load_297, i32 %tempData_data_load_297)

]]></node>
<StgValue><ssdm name="min_ret_147"/></StgValue>
</operation>

<operation id="5667" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3699" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2077  %p_0_0_147 = extractvalue { i32, i32 } %min_ret_147, 0

]]></node>
<StgValue><ssdm name="p_0_0_147"/></StgValue>
</operation>

<operation id="5668" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3700" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2078  %p_1_0_147 = extractvalue { i32, i32 } %min_ret_147, 1

]]></node>
<StgValue><ssdm name="p_1_0_147"/></StgValue>
</operation>

<operation id="5669" st_id="355" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3703" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2081  %max_ret_147 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_296, i32 %tempData_data_load_296, i32 %tempData_priority_load_297, i32 %tempData_data_load_297)

]]></node>
<StgValue><ssdm name="max_ret_147"/></StgValue>
</operation>

<operation id="5670" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3704" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2082  %p_05_0_147 = extractvalue { i32, i32 } %max_ret_147, 0

]]></node>
<StgValue><ssdm name="p_05_0_147"/></StgValue>
</operation>

<operation id="5671" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3705" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2083  %p_16_0_147 = extractvalue { i32, i32 } %max_ret_147, 1

]]></node>
<StgValue><ssdm name="p_16_0_147"/></StgValue>
</operation>

<operation id="5672" st_id="355" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3712" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2090  %min_ret_148 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_298, i32 %tempData_data_load_298, i32 %tempData_priority_load_299, i32 %tempData_data_load_299)

]]></node>
<StgValue><ssdm name="min_ret_148"/></StgValue>
</operation>

<operation id="5673" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3713" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2091  %p_0_0_148 = extractvalue { i32, i32 } %min_ret_148, 0

]]></node>
<StgValue><ssdm name="p_0_0_148"/></StgValue>
</operation>

<operation id="5674" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3714" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2092  %p_1_0_148 = extractvalue { i32, i32 } %min_ret_148, 1

]]></node>
<StgValue><ssdm name="p_1_0_148"/></StgValue>
</operation>

<operation id="5675" st_id="355" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2095  %max_ret_148 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_298, i32 %tempData_data_load_298, i32 %tempData_priority_load_299, i32 %tempData_data_load_299)

]]></node>
<StgValue><ssdm name="max_ret_148"/></StgValue>
</operation>

<operation id="5676" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3718" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2096  %p_05_0_148 = extractvalue { i32, i32 } %max_ret_148, 0

]]></node>
<StgValue><ssdm name="p_05_0_148"/></StgValue>
</operation>

<operation id="5677" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3719" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2097  %p_16_0_148 = extractvalue { i32, i32 } %max_ret_148, 1

]]></node>
<StgValue><ssdm name="p_16_0_148"/></StgValue>
</operation>

<operation id="5678" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3736" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2114  %tempData_priority_load_302 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_302"/></StgValue>
</operation>

<operation id="5679" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3737" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2115  %tempData_data_load_302 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_302"/></StgValue>
</operation>

<operation id="5680" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3738" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2116  %tempData_priority_load_303 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_303"/></StgValue>
</operation>

<operation id="5681" st_id="355" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3739" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2117  %tempData_data_load_303 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_303"/></StgValue>
</operation>

<operation id="5682" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3750" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2128  %tempData_priority_load_304 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_304"/></StgValue>
</operation>

<operation id="5683" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3751" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2129  %tempData_data_load_304 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_304"/></StgValue>
</operation>

<operation id="5684" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3752" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2130  %tempData_priority_load_305 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_305"/></StgValue>
</operation>

<operation id="5685" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3753" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2131  %tempData_data_load_305 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_305"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="5686" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1043  store i32 %p_0_0_73, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5687" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2666" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1044  store i32 %p_1_0_73, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 148), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5688" st_id="356" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2676" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1054  %min_ret_74 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_150, i32 %tempData_data_load_150, i32 %tempData_priority_load_151, i32 %tempData_data_load_151)

]]></node>
<StgValue><ssdm name="min_ret_74"/></StgValue>
</operation>

<operation id="5689" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3706" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2084  store i32 %p_05_0_147, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5690" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3707" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2085  store i32 %p_16_0_147, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 297), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5691" st_id="356" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3726" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2104  %min_ret_149 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_300, i32 %tempData_data_load_300, i32 %tempData_priority_load_301, i32 %tempData_data_load_301)

]]></node>
<StgValue><ssdm name="min_ret_149"/></StgValue>
</operation>

<operation id="5692" st_id="356" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3731" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2109  %max_ret_149 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_300, i32 %tempData_data_load_300, i32 %tempData_priority_load_301, i32 %tempData_data_load_301)

]]></node>
<StgValue><ssdm name="max_ret_149"/></StgValue>
</operation>

<operation id="5693" st_id="356" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3740" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2118  %min_ret_150 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_302, i32 %tempData_data_load_302, i32 %tempData_priority_load_303, i32 %tempData_data_load_303)

]]></node>
<StgValue><ssdm name="min_ret_150"/></StgValue>
</operation>

<operation id="5694" st_id="356" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3745" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2123  %max_ret_150 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_302, i32 %tempData_data_load_302, i32 %tempData_priority_load_303, i32 %tempData_data_load_303)

]]></node>
<StgValue><ssdm name="max_ret_150"/></StgValue>
</operation>

<operation id="5695" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3750" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2128  %tempData_priority_load_304 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_304"/></StgValue>
</operation>

<operation id="5696" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3751" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2129  %tempData_data_load_304 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_304"/></StgValue>
</operation>

<operation id="5697" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3752" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2130  %tempData_priority_load_305 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_305"/></StgValue>
</operation>

<operation id="5698" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3753" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2131  %tempData_data_load_305 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_305"/></StgValue>
</operation>

<operation id="5699" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3764" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2142  %tempData_priority_load_306 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_306"/></StgValue>
</operation>

<operation id="5700" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3765" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2143  %tempData_data_load_306 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_306"/></StgValue>
</operation>

<operation id="5701" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3766" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2144  %tempData_priority_load_307 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_307"/></StgValue>
</operation>

<operation id="5702" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3767" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2145  %tempData_data_load_307 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_307"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="5703" st_id="357" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2676" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1054  %min_ret_74 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_150, i32 %tempData_data_load_150, i32 %tempData_priority_load_151, i32 %tempData_data_load_151)

]]></node>
<StgValue><ssdm name="min_ret_74"/></StgValue>
</operation>

<operation id="5704" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2677" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1055  %p_0_0_74 = extractvalue { i32, i32 } %min_ret_74, 0

]]></node>
<StgValue><ssdm name="p_0_0_74"/></StgValue>
</operation>

<operation id="5705" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2678" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1056  %p_1_0_74 = extractvalue { i32, i32 } %min_ret_74, 1

]]></node>
<StgValue><ssdm name="p_1_0_74"/></StgValue>
</operation>

<operation id="5706" st_id="357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3720" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2098  store i32 %p_05_0_148, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5707" st_id="357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3721" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2099  store i32 %p_16_0_148, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 299), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5708" st_id="357" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3726" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2104  %min_ret_149 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_300, i32 %tempData_data_load_300, i32 %tempData_priority_load_301, i32 %tempData_data_load_301)

]]></node>
<StgValue><ssdm name="min_ret_149"/></StgValue>
</operation>

<operation id="5709" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3727" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2105  %p_0_0_149 = extractvalue { i32, i32 } %min_ret_149, 0

]]></node>
<StgValue><ssdm name="p_0_0_149"/></StgValue>
</operation>

<operation id="5710" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3728" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2106  %p_1_0_149 = extractvalue { i32, i32 } %min_ret_149, 1

]]></node>
<StgValue><ssdm name="p_1_0_149"/></StgValue>
</operation>

<operation id="5711" st_id="357" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3731" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2109  %max_ret_149 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_300, i32 %tempData_data_load_300, i32 %tempData_priority_load_301, i32 %tempData_data_load_301)

]]></node>
<StgValue><ssdm name="max_ret_149"/></StgValue>
</operation>

<operation id="5712" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3732" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2110  %p_05_0_149 = extractvalue { i32, i32 } %max_ret_149, 0

]]></node>
<StgValue><ssdm name="p_05_0_149"/></StgValue>
</operation>

<operation id="5713" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3733" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2111  %p_16_0_149 = extractvalue { i32, i32 } %max_ret_149, 1

]]></node>
<StgValue><ssdm name="p_16_0_149"/></StgValue>
</operation>

<operation id="5714" st_id="357" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3740" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2118  %min_ret_150 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_302, i32 %tempData_data_load_302, i32 %tempData_priority_load_303, i32 %tempData_data_load_303)

]]></node>
<StgValue><ssdm name="min_ret_150"/></StgValue>
</operation>

<operation id="5715" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3741" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2119  %p_0_0_150 = extractvalue { i32, i32 } %min_ret_150, 0

]]></node>
<StgValue><ssdm name="p_0_0_150"/></StgValue>
</operation>

<operation id="5716" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3742" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2120  %p_1_0_150 = extractvalue { i32, i32 } %min_ret_150, 1

]]></node>
<StgValue><ssdm name="p_1_0_150"/></StgValue>
</operation>

<operation id="5717" st_id="357" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3745" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2123  %max_ret_150 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_302, i32 %tempData_data_load_302, i32 %tempData_priority_load_303, i32 %tempData_data_load_303)

]]></node>
<StgValue><ssdm name="max_ret_150"/></StgValue>
</operation>

<operation id="5718" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3746" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2124  %p_05_0_150 = extractvalue { i32, i32 } %max_ret_150, 0

]]></node>
<StgValue><ssdm name="p_05_0_150"/></StgValue>
</operation>

<operation id="5719" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3747" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2125  %p_16_0_150 = extractvalue { i32, i32 } %max_ret_150, 1

]]></node>
<StgValue><ssdm name="p_16_0_150"/></StgValue>
</operation>

<operation id="5720" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3764" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2142  %tempData_priority_load_306 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_306"/></StgValue>
</operation>

<operation id="5721" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3765" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2143  %tempData_data_load_306 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_306"/></StgValue>
</operation>

<operation id="5722" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3766" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2144  %tempData_priority_load_307 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_307"/></StgValue>
</operation>

<operation id="5723" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3767" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2145  %tempData_data_load_307 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_307"/></StgValue>
</operation>

<operation id="5724" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3778" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2156  %tempData_priority_load_308 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_308"/></StgValue>
</operation>

<operation id="5725" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3779" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2157  %tempData_data_load_308 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_308"/></StgValue>
</operation>

<operation id="5726" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3780" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2158  %tempData_priority_load_309 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_309"/></StgValue>
</operation>

<operation id="5727" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3781" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2159  %tempData_data_load_309 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_309"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="5728" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1057  store i32 %p_0_0_74, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5729" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2680" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1058  store i32 %p_1_0_74, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 150), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5730" st_id="358" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1068  %min_ret_75 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_152, i32 %tempData_data_load_152, i32 %tempData_priority_load_153, i32 %tempData_data_load_153)

]]></node>
<StgValue><ssdm name="min_ret_75"/></StgValue>
</operation>

<operation id="5731" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3734" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2112  store i32 %p_05_0_149, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5732" st_id="358" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3735" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2113  store i32 %p_16_0_149, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 301), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5733" st_id="358" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3754" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2132  %min_ret_151 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_304, i32 %tempData_data_load_304, i32 %tempData_priority_load_305, i32 %tempData_data_load_305)

]]></node>
<StgValue><ssdm name="min_ret_151"/></StgValue>
</operation>

<operation id="5734" st_id="358" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3759" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2137  %max_ret_151 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_304, i32 %tempData_data_load_304, i32 %tempData_priority_load_305, i32 %tempData_data_load_305)

]]></node>
<StgValue><ssdm name="max_ret_151"/></StgValue>
</operation>

<operation id="5735" st_id="358" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3768" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2146  %min_ret_152 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_306, i32 %tempData_data_load_306, i32 %tempData_priority_load_307, i32 %tempData_data_load_307)

]]></node>
<StgValue><ssdm name="min_ret_152"/></StgValue>
</operation>

<operation id="5736" st_id="358" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3773" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2151  %max_ret_152 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_306, i32 %tempData_data_load_306, i32 %tempData_priority_load_307, i32 %tempData_data_load_307)

]]></node>
<StgValue><ssdm name="max_ret_152"/></StgValue>
</operation>

<operation id="5737" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3778" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2156  %tempData_priority_load_308 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_308"/></StgValue>
</operation>

<operation id="5738" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3779" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2157  %tempData_data_load_308 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_308"/></StgValue>
</operation>

<operation id="5739" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3780" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2158  %tempData_priority_load_309 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_309"/></StgValue>
</operation>

<operation id="5740" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3781" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2159  %tempData_data_load_309 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_309"/></StgValue>
</operation>

<operation id="5741" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3792" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2170  %tempData_priority_load_310 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_310"/></StgValue>
</operation>

<operation id="5742" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3793" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2171  %tempData_data_load_310 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_310"/></StgValue>
</operation>

<operation id="5743" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3794" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2172  %tempData_priority_load_311 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_311"/></StgValue>
</operation>

<operation id="5744" st_id="358" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3795" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2173  %tempData_data_load_311 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_311"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="5745" st_id="359" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1068  %min_ret_75 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_152, i32 %tempData_data_load_152, i32 %tempData_priority_load_153, i32 %tempData_data_load_153)

]]></node>
<StgValue><ssdm name="min_ret_75"/></StgValue>
</operation>

<operation id="5746" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1069  %p_0_0_75 = extractvalue { i32, i32 } %min_ret_75, 0

]]></node>
<StgValue><ssdm name="p_0_0_75"/></StgValue>
</operation>

<operation id="5747" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2692" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1070  %p_1_0_75 = extractvalue { i32, i32 } %min_ret_75, 1

]]></node>
<StgValue><ssdm name="p_1_0_75"/></StgValue>
</operation>

<operation id="5748" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3748" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2126  store i32 %p_05_0_150, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5749" st_id="359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3749" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2127  store i32 %p_16_0_150, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 303), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5750" st_id="359" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3754" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2132  %min_ret_151 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_304, i32 %tempData_data_load_304, i32 %tempData_priority_load_305, i32 %tempData_data_load_305)

]]></node>
<StgValue><ssdm name="min_ret_151"/></StgValue>
</operation>

<operation id="5751" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3755" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2133  %p_0_0_151 = extractvalue { i32, i32 } %min_ret_151, 0

]]></node>
<StgValue><ssdm name="p_0_0_151"/></StgValue>
</operation>

<operation id="5752" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3756" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2134  %p_1_0_151 = extractvalue { i32, i32 } %min_ret_151, 1

]]></node>
<StgValue><ssdm name="p_1_0_151"/></StgValue>
</operation>

<operation id="5753" st_id="359" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3759" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2137  %max_ret_151 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_304, i32 %tempData_data_load_304, i32 %tempData_priority_load_305, i32 %tempData_data_load_305)

]]></node>
<StgValue><ssdm name="max_ret_151"/></StgValue>
</operation>

<operation id="5754" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3760" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2138  %p_05_0_151 = extractvalue { i32, i32 } %max_ret_151, 0

]]></node>
<StgValue><ssdm name="p_05_0_151"/></StgValue>
</operation>

<operation id="5755" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3761" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2139  %p_16_0_151 = extractvalue { i32, i32 } %max_ret_151, 1

]]></node>
<StgValue><ssdm name="p_16_0_151"/></StgValue>
</operation>

<operation id="5756" st_id="359" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3768" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2146  %min_ret_152 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_306, i32 %tempData_data_load_306, i32 %tempData_priority_load_307, i32 %tempData_data_load_307)

]]></node>
<StgValue><ssdm name="min_ret_152"/></StgValue>
</operation>

<operation id="5757" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3769" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2147  %p_0_0_152 = extractvalue { i32, i32 } %min_ret_152, 0

]]></node>
<StgValue><ssdm name="p_0_0_152"/></StgValue>
</operation>

<operation id="5758" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3770" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2148  %p_1_0_152 = extractvalue { i32, i32 } %min_ret_152, 1

]]></node>
<StgValue><ssdm name="p_1_0_152"/></StgValue>
</operation>

<operation id="5759" st_id="359" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3773" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2151  %max_ret_152 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_306, i32 %tempData_data_load_306, i32 %tempData_priority_load_307, i32 %tempData_data_load_307)

]]></node>
<StgValue><ssdm name="max_ret_152"/></StgValue>
</operation>

<operation id="5760" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3774" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2152  %p_05_0_152 = extractvalue { i32, i32 } %max_ret_152, 0

]]></node>
<StgValue><ssdm name="p_05_0_152"/></StgValue>
</operation>

<operation id="5761" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3775" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2153  %p_16_0_152 = extractvalue { i32, i32 } %max_ret_152, 1

]]></node>
<StgValue><ssdm name="p_16_0_152"/></StgValue>
</operation>

<operation id="5762" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3792" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2170  %tempData_priority_load_310 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_310"/></StgValue>
</operation>

<operation id="5763" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3793" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2171  %tempData_data_load_310 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_310"/></StgValue>
</operation>

<operation id="5764" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3794" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2172  %tempData_priority_load_311 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_311"/></StgValue>
</operation>

<operation id="5765" st_id="359" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3795" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2173  %tempData_data_load_311 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_311"/></StgValue>
</operation>

<operation id="5766" st_id="359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3806" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2184  %tempData_priority_load_312 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_312"/></StgValue>
</operation>

<operation id="5767" st_id="359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3807" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2185  %tempData_data_load_312 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_312"/></StgValue>
</operation>

<operation id="5768" st_id="359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3808" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2186  %tempData_priority_load_313 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_313"/></StgValue>
</operation>

<operation id="5769" st_id="359" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3809" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2187  %tempData_data_load_313 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_313"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="5770" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2693" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1071  store i32 %p_0_0_75, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5771" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2694" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1072  store i32 %p_1_0_75, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 152), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5772" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2704" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1082  %min_ret_76 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_154, i32 %tempData_data_load_154, i32 %tempData_priority_load_155, i32 %tempData_data_load_155)

]]></node>
<StgValue><ssdm name="min_ret_76"/></StgValue>
</operation>

<operation id="5773" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3762" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2140  store i32 %p_05_0_151, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5774" st_id="360" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3763" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2141  store i32 %p_16_0_151, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 305), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5775" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2160  %min_ret_153 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_308, i32 %tempData_data_load_308, i32 %tempData_priority_load_309, i32 %tempData_data_load_309)

]]></node>
<StgValue><ssdm name="min_ret_153"/></StgValue>
</operation>

<operation id="5776" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3787" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2165  %max_ret_153 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_308, i32 %tempData_data_load_308, i32 %tempData_priority_load_309, i32 %tempData_data_load_309)

]]></node>
<StgValue><ssdm name="max_ret_153"/></StgValue>
</operation>

<operation id="5777" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3796" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2174  %min_ret_154 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_310, i32 %tempData_data_load_310, i32 %tempData_priority_load_311, i32 %tempData_data_load_311)

]]></node>
<StgValue><ssdm name="min_ret_154"/></StgValue>
</operation>

<operation id="5778" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3801" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2179  %max_ret_154 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_310, i32 %tempData_data_load_310, i32 %tempData_priority_load_311, i32 %tempData_data_load_311)

]]></node>
<StgValue><ssdm name="max_ret_154"/></StgValue>
</operation>

<operation id="5779" st_id="360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3806" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2184  %tempData_priority_load_312 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_312"/></StgValue>
</operation>

<operation id="5780" st_id="360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3807" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2185  %tempData_data_load_312 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_312"/></StgValue>
</operation>

<operation id="5781" st_id="360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3808" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2186  %tempData_priority_load_313 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_313"/></StgValue>
</operation>

<operation id="5782" st_id="360" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3809" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2187  %tempData_data_load_313 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_313"/></StgValue>
</operation>

<operation id="5783" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3820" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2198  %tempData_priority_load_314 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_314"/></StgValue>
</operation>

<operation id="5784" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3821" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2199  %tempData_data_load_314 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_314"/></StgValue>
</operation>

<operation id="5785" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3822" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2200  %tempData_priority_load_315 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_315"/></StgValue>
</operation>

<operation id="5786" st_id="360" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3823" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2201  %tempData_data_load_315 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_315"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="5787" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2704" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1082  %min_ret_76 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_154, i32 %tempData_data_load_154, i32 %tempData_priority_load_155, i32 %tempData_data_load_155)

]]></node>
<StgValue><ssdm name="min_ret_76"/></StgValue>
</operation>

<operation id="5788" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2705" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1083  %p_0_0_76 = extractvalue { i32, i32 } %min_ret_76, 0

]]></node>
<StgValue><ssdm name="p_0_0_76"/></StgValue>
</operation>

<operation id="5789" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2706" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1084  %p_1_0_76 = extractvalue { i32, i32 } %min_ret_76, 1

]]></node>
<StgValue><ssdm name="p_1_0_76"/></StgValue>
</operation>

<operation id="5790" st_id="361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3776" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2154  store i32 %p_05_0_152, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5791" st_id="361" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3777" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2155  store i32 %p_16_0_152, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 307), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5792" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2160  %min_ret_153 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_308, i32 %tempData_data_load_308, i32 %tempData_priority_load_309, i32 %tempData_data_load_309)

]]></node>
<StgValue><ssdm name="min_ret_153"/></StgValue>
</operation>

<operation id="5793" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3783" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2161  %p_0_0_153 = extractvalue { i32, i32 } %min_ret_153, 0

]]></node>
<StgValue><ssdm name="p_0_0_153"/></StgValue>
</operation>

<operation id="5794" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3784" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2162  %p_1_0_153 = extractvalue { i32, i32 } %min_ret_153, 1

]]></node>
<StgValue><ssdm name="p_1_0_153"/></StgValue>
</operation>

<operation id="5795" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3787" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2165  %max_ret_153 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_308, i32 %tempData_data_load_308, i32 %tempData_priority_load_309, i32 %tempData_data_load_309)

]]></node>
<StgValue><ssdm name="max_ret_153"/></StgValue>
</operation>

<operation id="5796" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3788" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2166  %p_05_0_153 = extractvalue { i32, i32 } %max_ret_153, 0

]]></node>
<StgValue><ssdm name="p_05_0_153"/></StgValue>
</operation>

<operation id="5797" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3789" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2167  %p_16_0_153 = extractvalue { i32, i32 } %max_ret_153, 1

]]></node>
<StgValue><ssdm name="p_16_0_153"/></StgValue>
</operation>

<operation id="5798" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3796" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2174  %min_ret_154 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_310, i32 %tempData_data_load_310, i32 %tempData_priority_load_311, i32 %tempData_data_load_311)

]]></node>
<StgValue><ssdm name="min_ret_154"/></StgValue>
</operation>

<operation id="5799" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3797" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2175  %p_0_0_154 = extractvalue { i32, i32 } %min_ret_154, 0

]]></node>
<StgValue><ssdm name="p_0_0_154"/></StgValue>
</operation>

<operation id="5800" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3798" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2176  %p_1_0_154 = extractvalue { i32, i32 } %min_ret_154, 1

]]></node>
<StgValue><ssdm name="p_1_0_154"/></StgValue>
</operation>

<operation id="5801" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3801" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2179  %max_ret_154 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_310, i32 %tempData_data_load_310, i32 %tempData_priority_load_311, i32 %tempData_data_load_311)

]]></node>
<StgValue><ssdm name="max_ret_154"/></StgValue>
</operation>

<operation id="5802" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3802" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2180  %p_05_0_154 = extractvalue { i32, i32 } %max_ret_154, 0

]]></node>
<StgValue><ssdm name="p_05_0_154"/></StgValue>
</operation>

<operation id="5803" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3803" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2181  %p_16_0_154 = extractvalue { i32, i32 } %max_ret_154, 1

]]></node>
<StgValue><ssdm name="p_16_0_154"/></StgValue>
</operation>

<operation id="5804" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3820" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2198  %tempData_priority_load_314 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_314"/></StgValue>
</operation>

<operation id="5805" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3821" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2199  %tempData_data_load_314 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_314"/></StgValue>
</operation>

<operation id="5806" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3822" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2200  %tempData_priority_load_315 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_315"/></StgValue>
</operation>

<operation id="5807" st_id="361" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3823" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2201  %tempData_data_load_315 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_315"/></StgValue>
</operation>

<operation id="5808" st_id="361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3834" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2212  %tempData_priority_load_316 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_316"/></StgValue>
</operation>

<operation id="5809" st_id="361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3835" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2213  %tempData_data_load_316 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_316"/></StgValue>
</operation>

<operation id="5810" st_id="361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3836" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2214  %tempData_priority_load_317 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_317"/></StgValue>
</operation>

<operation id="5811" st_id="361" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3837" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2215  %tempData_data_load_317 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_317"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="5812" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2707" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1085  store i32 %p_0_0_76, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5813" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2708" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1086  store i32 %p_1_0_76, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 154), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5814" st_id="362" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2718" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1096  %min_ret_77 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_156, i32 %tempData_data_load_156, i32 %tempData_priority_load_157, i32 %tempData_data_load_157)

]]></node>
<StgValue><ssdm name="min_ret_77"/></StgValue>
</operation>

<operation id="5815" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3790" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2168  store i32 %p_05_0_153, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5816" st_id="362" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3791" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2169  store i32 %p_16_0_153, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 309), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5817" st_id="362" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3810" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2188  %min_ret_155 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_312, i32 %tempData_data_load_312, i32 %tempData_priority_load_313, i32 %tempData_data_load_313)

]]></node>
<StgValue><ssdm name="min_ret_155"/></StgValue>
</operation>

<operation id="5818" st_id="362" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3815" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2193  %max_ret_155 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_312, i32 %tempData_data_load_312, i32 %tempData_priority_load_313, i32 %tempData_data_load_313)

]]></node>
<StgValue><ssdm name="max_ret_155"/></StgValue>
</operation>

<operation id="5819" st_id="362" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3824" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2202  %min_ret_156 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_314, i32 %tempData_data_load_314, i32 %tempData_priority_load_315, i32 %tempData_data_load_315)

]]></node>
<StgValue><ssdm name="min_ret_156"/></StgValue>
</operation>

<operation id="5820" st_id="362" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3829" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2207  %max_ret_156 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_314, i32 %tempData_data_load_314, i32 %tempData_priority_load_315, i32 %tempData_data_load_315)

]]></node>
<StgValue><ssdm name="max_ret_156"/></StgValue>
</operation>

<operation id="5821" st_id="362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3834" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2212  %tempData_priority_load_316 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_316"/></StgValue>
</operation>

<operation id="5822" st_id="362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3835" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2213  %tempData_data_load_316 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_316"/></StgValue>
</operation>

<operation id="5823" st_id="362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3836" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2214  %tempData_priority_load_317 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_317"/></StgValue>
</operation>

<operation id="5824" st_id="362" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3837" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2215  %tempData_data_load_317 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_317"/></StgValue>
</operation>

<operation id="5825" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3848" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2226  %tempData_priority_load_318 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_318"/></StgValue>
</operation>

<operation id="5826" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2227  %tempData_data_load_318 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_318"/></StgValue>
</operation>

<operation id="5827" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3850" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2228  %tempData_priority_load_319 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_319"/></StgValue>
</operation>

<operation id="5828" st_id="362" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3851" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2229  %tempData_data_load_319 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_319"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="5829" st_id="363" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2718" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1096  %min_ret_77 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_156, i32 %tempData_data_load_156, i32 %tempData_priority_load_157, i32 %tempData_data_load_157)

]]></node>
<StgValue><ssdm name="min_ret_77"/></StgValue>
</operation>

<operation id="5830" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2719" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1097  %p_0_0_77 = extractvalue { i32, i32 } %min_ret_77, 0

]]></node>
<StgValue><ssdm name="p_0_0_77"/></StgValue>
</operation>

<operation id="5831" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2720" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1098  %p_1_0_77 = extractvalue { i32, i32 } %min_ret_77, 1

]]></node>
<StgValue><ssdm name="p_1_0_77"/></StgValue>
</operation>

<operation id="5832" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3804" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2182  store i32 %p_05_0_154, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5833" st_id="363" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3805" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2183  store i32 %p_16_0_154, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 311), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5834" st_id="363" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3810" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2188  %min_ret_155 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_312, i32 %tempData_data_load_312, i32 %tempData_priority_load_313, i32 %tempData_data_load_313)

]]></node>
<StgValue><ssdm name="min_ret_155"/></StgValue>
</operation>

<operation id="5835" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3811" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2189  %p_0_0_155 = extractvalue { i32, i32 } %min_ret_155, 0

]]></node>
<StgValue><ssdm name="p_0_0_155"/></StgValue>
</operation>

<operation id="5836" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3812" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2190  %p_1_0_155 = extractvalue { i32, i32 } %min_ret_155, 1

]]></node>
<StgValue><ssdm name="p_1_0_155"/></StgValue>
</operation>

<operation id="5837" st_id="363" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3815" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2193  %max_ret_155 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_312, i32 %tempData_data_load_312, i32 %tempData_priority_load_313, i32 %tempData_data_load_313)

]]></node>
<StgValue><ssdm name="max_ret_155"/></StgValue>
</operation>

<operation id="5838" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3816" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2194  %p_05_0_155 = extractvalue { i32, i32 } %max_ret_155, 0

]]></node>
<StgValue><ssdm name="p_05_0_155"/></StgValue>
</operation>

<operation id="5839" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3817" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2195  %p_16_0_155 = extractvalue { i32, i32 } %max_ret_155, 1

]]></node>
<StgValue><ssdm name="p_16_0_155"/></StgValue>
</operation>

<operation id="5840" st_id="363" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3824" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2202  %min_ret_156 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_314, i32 %tempData_data_load_314, i32 %tempData_priority_load_315, i32 %tempData_data_load_315)

]]></node>
<StgValue><ssdm name="min_ret_156"/></StgValue>
</operation>

<operation id="5841" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3825" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2203  %p_0_0_156 = extractvalue { i32, i32 } %min_ret_156, 0

]]></node>
<StgValue><ssdm name="p_0_0_156"/></StgValue>
</operation>

<operation id="5842" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3826" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2204  %p_1_0_156 = extractvalue { i32, i32 } %min_ret_156, 1

]]></node>
<StgValue><ssdm name="p_1_0_156"/></StgValue>
</operation>

<operation id="5843" st_id="363" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3829" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2207  %max_ret_156 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_314, i32 %tempData_data_load_314, i32 %tempData_priority_load_315, i32 %tempData_data_load_315)

]]></node>
<StgValue><ssdm name="max_ret_156"/></StgValue>
</operation>

<operation id="5844" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3830" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2208  %p_05_0_156 = extractvalue { i32, i32 } %max_ret_156, 0

]]></node>
<StgValue><ssdm name="p_05_0_156"/></StgValue>
</operation>

<operation id="5845" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3831" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2209  %p_16_0_156 = extractvalue { i32, i32 } %max_ret_156, 1

]]></node>
<StgValue><ssdm name="p_16_0_156"/></StgValue>
</operation>

<operation id="5846" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3848" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2226  %tempData_priority_load_318 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_318"/></StgValue>
</operation>

<operation id="5847" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3849" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2227  %tempData_data_load_318 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_318"/></StgValue>
</operation>

<operation id="5848" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3850" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2228  %tempData_priority_load_319 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_319"/></StgValue>
</operation>

<operation id="5849" st_id="363" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3851" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2229  %tempData_data_load_319 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_319"/></StgValue>
</operation>

<operation id="5850" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3862" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2240  %tempData_priority_load_320 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_320"/></StgValue>
</operation>

<operation id="5851" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3863" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2241  %tempData_data_load_320 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_320"/></StgValue>
</operation>

<operation id="5852" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3864" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2242  %tempData_priority_load_321 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_321"/></StgValue>
</operation>

<operation id="5853" st_id="363" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3865" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2243  %tempData_data_load_321 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_321"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="5854" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1099  store i32 %p_0_0_77, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5855" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2722" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1100  store i32 %p_1_0_77, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 156), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5856" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2732" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1110  %min_ret_78 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_158, i32 %tempData_data_load_158, i32 %tempData_priority_load_159, i32 %tempData_data_load_159)

]]></node>
<StgValue><ssdm name="min_ret_78"/></StgValue>
</operation>

<operation id="5857" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3818" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2196  store i32 %p_05_0_155, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5858" st_id="364" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3819" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2197  store i32 %p_16_0_155, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 313), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5859" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3838" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2216  %min_ret_157 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_316, i32 %tempData_data_load_316, i32 %tempData_priority_load_317, i32 %tempData_data_load_317)

]]></node>
<StgValue><ssdm name="min_ret_157"/></StgValue>
</operation>

<operation id="5860" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3843" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2221  %max_ret_157 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_316, i32 %tempData_data_load_316, i32 %tempData_priority_load_317, i32 %tempData_data_load_317)

]]></node>
<StgValue><ssdm name="max_ret_157"/></StgValue>
</operation>

<operation id="5861" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3852" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2230  %min_ret_158 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_318, i32 %tempData_data_load_318, i32 %tempData_priority_load_319, i32 %tempData_data_load_319)

]]></node>
<StgValue><ssdm name="min_ret_158"/></StgValue>
</operation>

<operation id="5862" st_id="364" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3857" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2235  %max_ret_158 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_318, i32 %tempData_data_load_318, i32 %tempData_priority_load_319, i32 %tempData_data_load_319)

]]></node>
<StgValue><ssdm name="max_ret_158"/></StgValue>
</operation>

<operation id="5863" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3862" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2240  %tempData_priority_load_320 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_320"/></StgValue>
</operation>

<operation id="5864" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3863" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2241  %tempData_data_load_320 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_320"/></StgValue>
</operation>

<operation id="5865" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3864" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2242  %tempData_priority_load_321 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_321"/></StgValue>
</operation>

<operation id="5866" st_id="364" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3865" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2243  %tempData_data_load_321 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_321"/></StgValue>
</operation>

<operation id="5867" st_id="364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3876" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2254  %tempData_priority_load_322 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_322"/></StgValue>
</operation>

<operation id="5868" st_id="364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3877" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2255  %tempData_data_load_322 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_322"/></StgValue>
</operation>

<operation id="5869" st_id="364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3878" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2256  %tempData_priority_load_323 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_323"/></StgValue>
</operation>

<operation id="5870" st_id="364" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3879" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2257  %tempData_data_load_323 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_323"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="5871" st_id="365" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2732" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1110  %min_ret_78 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_158, i32 %tempData_data_load_158, i32 %tempData_priority_load_159, i32 %tempData_data_load_159)

]]></node>
<StgValue><ssdm name="min_ret_78"/></StgValue>
</operation>

<operation id="5872" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1111  %p_0_0_78 = extractvalue { i32, i32 } %min_ret_78, 0

]]></node>
<StgValue><ssdm name="p_0_0_78"/></StgValue>
</operation>

<operation id="5873" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2734" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1112  %p_1_0_78 = extractvalue { i32, i32 } %min_ret_78, 1

]]></node>
<StgValue><ssdm name="p_1_0_78"/></StgValue>
</operation>

<operation id="5874" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3832" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2210  store i32 %p_05_0_156, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5875" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3833" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2211  store i32 %p_16_0_156, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 315), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5876" st_id="365" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3838" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2216  %min_ret_157 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_316, i32 %tempData_data_load_316, i32 %tempData_priority_load_317, i32 %tempData_data_load_317)

]]></node>
<StgValue><ssdm name="min_ret_157"/></StgValue>
</operation>

<operation id="5877" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3839" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2217  %p_0_0_157 = extractvalue { i32, i32 } %min_ret_157, 0

]]></node>
<StgValue><ssdm name="p_0_0_157"/></StgValue>
</operation>

<operation id="5878" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3840" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2218  %p_1_0_157 = extractvalue { i32, i32 } %min_ret_157, 1

]]></node>
<StgValue><ssdm name="p_1_0_157"/></StgValue>
</operation>

<operation id="5879" st_id="365" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3843" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2221  %max_ret_157 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_316, i32 %tempData_data_load_316, i32 %tempData_priority_load_317, i32 %tempData_data_load_317)

]]></node>
<StgValue><ssdm name="max_ret_157"/></StgValue>
</operation>

<operation id="5880" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3844" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2222  %p_05_0_157 = extractvalue { i32, i32 } %max_ret_157, 0

]]></node>
<StgValue><ssdm name="p_05_0_157"/></StgValue>
</operation>

<operation id="5881" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3845" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2223  %p_16_0_157 = extractvalue { i32, i32 } %max_ret_157, 1

]]></node>
<StgValue><ssdm name="p_16_0_157"/></StgValue>
</operation>

<operation id="5882" st_id="365" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3852" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2230  %min_ret_158 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_318, i32 %tempData_data_load_318, i32 %tempData_priority_load_319, i32 %tempData_data_load_319)

]]></node>
<StgValue><ssdm name="min_ret_158"/></StgValue>
</operation>

<operation id="5883" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3853" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2231  %p_0_0_158 = extractvalue { i32, i32 } %min_ret_158, 0

]]></node>
<StgValue><ssdm name="p_0_0_158"/></StgValue>
</operation>

<operation id="5884" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3854" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2232  %p_1_0_158 = extractvalue { i32, i32 } %min_ret_158, 1

]]></node>
<StgValue><ssdm name="p_1_0_158"/></StgValue>
</operation>

<operation id="5885" st_id="365" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3857" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2235  %max_ret_158 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_318, i32 %tempData_data_load_318, i32 %tempData_priority_load_319, i32 %tempData_data_load_319)

]]></node>
<StgValue><ssdm name="max_ret_158"/></StgValue>
</operation>

<operation id="5886" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3858" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2236  %p_05_0_158 = extractvalue { i32, i32 } %max_ret_158, 0

]]></node>
<StgValue><ssdm name="p_05_0_158"/></StgValue>
</operation>

<operation id="5887" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3859" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2237  %p_16_0_158 = extractvalue { i32, i32 } %max_ret_158, 1

]]></node>
<StgValue><ssdm name="p_16_0_158"/></StgValue>
</operation>

<operation id="5888" st_id="365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3876" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2254  %tempData_priority_load_322 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_322"/></StgValue>
</operation>

<operation id="5889" st_id="365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3877" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2255  %tempData_data_load_322 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_322"/></StgValue>
</operation>

<operation id="5890" st_id="365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3878" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2256  %tempData_priority_load_323 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_323"/></StgValue>
</operation>

<operation id="5891" st_id="365" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3879" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2257  %tempData_data_load_323 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_323"/></StgValue>
</operation>

<operation id="5892" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3890" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2268  %tempData_priority_load_324 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_324"/></StgValue>
</operation>

<operation id="5893" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3891" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2269  %tempData_data_load_324 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_324"/></StgValue>
</operation>

<operation id="5894" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3892" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2270  %tempData_priority_load_325 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_325"/></StgValue>
</operation>

<operation id="5895" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2271  %tempData_data_load_325 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_325"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="5896" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2735" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1113  store i32 %p_0_0_78, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5897" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2736" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1114  store i32 %p_1_0_78, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 158), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5898" st_id="366" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2746" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1124  %min_ret_79 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_160, i32 %tempData_data_load_160, i32 %tempData_priority_load_161, i32 %tempData_data_load_161)

]]></node>
<StgValue><ssdm name="min_ret_79"/></StgValue>
</operation>

<operation id="5899" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3846" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2224  store i32 %p_05_0_157, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5900" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3847" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2225  store i32 %p_16_0_157, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 317), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5901" st_id="366" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3866" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2244  %min_ret_159 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_320, i32 %tempData_data_load_320, i32 %tempData_priority_load_321, i32 %tempData_data_load_321)

]]></node>
<StgValue><ssdm name="min_ret_159"/></StgValue>
</operation>

<operation id="5902" st_id="366" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2249  %max_ret_159 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_320, i32 %tempData_data_load_320, i32 %tempData_priority_load_321, i32 %tempData_data_load_321)

]]></node>
<StgValue><ssdm name="max_ret_159"/></StgValue>
</operation>

<operation id="5903" st_id="366" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3880" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2258  %min_ret_160 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_322, i32 %tempData_data_load_322, i32 %tempData_priority_load_323, i32 %tempData_data_load_323)

]]></node>
<StgValue><ssdm name="min_ret_160"/></StgValue>
</operation>

<operation id="5904" st_id="366" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3885" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2263  %max_ret_160 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_322, i32 %tempData_data_load_322, i32 %tempData_priority_load_323, i32 %tempData_data_load_323)

]]></node>
<StgValue><ssdm name="max_ret_160"/></StgValue>
</operation>

<operation id="5905" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3890" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2268  %tempData_priority_load_324 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_324"/></StgValue>
</operation>

<operation id="5906" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3891" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2269  %tempData_data_load_324 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_324"/></StgValue>
</operation>

<operation id="5907" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3892" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2270  %tempData_priority_load_325 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_325"/></StgValue>
</operation>

<operation id="5908" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3893" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2271  %tempData_data_load_325 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_325"/></StgValue>
</operation>

<operation id="5909" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3904" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2282  %tempData_priority_load_326 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_326"/></StgValue>
</operation>

<operation id="5910" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3905" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2283  %tempData_data_load_326 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_326"/></StgValue>
</operation>

<operation id="5911" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3906" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2284  %tempData_priority_load_327 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_327"/></StgValue>
</operation>

<operation id="5912" st_id="366" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3907" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2285  %tempData_data_load_327 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_327"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="5913" st_id="367" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2746" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1124  %min_ret_79 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_160, i32 %tempData_data_load_160, i32 %tempData_priority_load_161, i32 %tempData_data_load_161)

]]></node>
<StgValue><ssdm name="min_ret_79"/></StgValue>
</operation>

<operation id="5914" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2747" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1125  %p_0_0_79 = extractvalue { i32, i32 } %min_ret_79, 0

]]></node>
<StgValue><ssdm name="p_0_0_79"/></StgValue>
</operation>

<operation id="5915" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2748" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1126  %p_1_0_79 = extractvalue { i32, i32 } %min_ret_79, 1

]]></node>
<StgValue><ssdm name="p_1_0_79"/></StgValue>
</operation>

<operation id="5916" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3860" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2238  store i32 %p_05_0_158, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5917" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3861" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2239  store i32 %p_16_0_158, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 319), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5918" st_id="367" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3866" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2244  %min_ret_159 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_320, i32 %tempData_data_load_320, i32 %tempData_priority_load_321, i32 %tempData_data_load_321)

]]></node>
<StgValue><ssdm name="min_ret_159"/></StgValue>
</operation>

<operation id="5919" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3867" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2245  %p_0_0_159 = extractvalue { i32, i32 } %min_ret_159, 0

]]></node>
<StgValue><ssdm name="p_0_0_159"/></StgValue>
</operation>

<operation id="5920" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3868" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2246  %p_1_0_159 = extractvalue { i32, i32 } %min_ret_159, 1

]]></node>
<StgValue><ssdm name="p_1_0_159"/></StgValue>
</operation>

<operation id="5921" st_id="367" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2249  %max_ret_159 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_320, i32 %tempData_data_load_320, i32 %tempData_priority_load_321, i32 %tempData_data_load_321)

]]></node>
<StgValue><ssdm name="max_ret_159"/></StgValue>
</operation>

<operation id="5922" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3872" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2250  %p_05_0_159 = extractvalue { i32, i32 } %max_ret_159, 0

]]></node>
<StgValue><ssdm name="p_05_0_159"/></StgValue>
</operation>

<operation id="5923" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3873" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2251  %p_16_0_159 = extractvalue { i32, i32 } %max_ret_159, 1

]]></node>
<StgValue><ssdm name="p_16_0_159"/></StgValue>
</operation>

<operation id="5924" st_id="367" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3880" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2258  %min_ret_160 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_322, i32 %tempData_data_load_322, i32 %tempData_priority_load_323, i32 %tempData_data_load_323)

]]></node>
<StgValue><ssdm name="min_ret_160"/></StgValue>
</operation>

<operation id="5925" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3881" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2259  %p_0_0_160 = extractvalue { i32, i32 } %min_ret_160, 0

]]></node>
<StgValue><ssdm name="p_0_0_160"/></StgValue>
</operation>

<operation id="5926" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3882" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2260  %p_1_0_160 = extractvalue { i32, i32 } %min_ret_160, 1

]]></node>
<StgValue><ssdm name="p_1_0_160"/></StgValue>
</operation>

<operation id="5927" st_id="367" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3885" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2263  %max_ret_160 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_322, i32 %tempData_data_load_322, i32 %tempData_priority_load_323, i32 %tempData_data_load_323)

]]></node>
<StgValue><ssdm name="max_ret_160"/></StgValue>
</operation>

<operation id="5928" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3886" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2264  %p_05_0_160 = extractvalue { i32, i32 } %max_ret_160, 0

]]></node>
<StgValue><ssdm name="p_05_0_160"/></StgValue>
</operation>

<operation id="5929" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3887" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2265  %p_16_0_160 = extractvalue { i32, i32 } %max_ret_160, 1

]]></node>
<StgValue><ssdm name="p_16_0_160"/></StgValue>
</operation>

<operation id="5930" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3904" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2282  %tempData_priority_load_326 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_326"/></StgValue>
</operation>

<operation id="5931" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3905" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2283  %tempData_data_load_326 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_326"/></StgValue>
</operation>

<operation id="5932" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3906" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2284  %tempData_priority_load_327 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_327"/></StgValue>
</operation>

<operation id="5933" st_id="367" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3907" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2285  %tempData_data_load_327 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_327"/></StgValue>
</operation>

<operation id="5934" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3918" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2296  %tempData_priority_load_328 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_328"/></StgValue>
</operation>

<operation id="5935" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3919" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2297  %tempData_data_load_328 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_328"/></StgValue>
</operation>

<operation id="5936" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3920" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2298  %tempData_priority_load_329 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_329"/></StgValue>
</operation>

<operation id="5937" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3921" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2299  %tempData_data_load_329 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_329"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="5938" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2749" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1127  store i32 %p_0_0_79, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5939" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2750" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1128  store i32 %p_1_0_79, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 160), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5940" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2760" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1138  %min_ret_80 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_162, i32 %tempData_data_load_162, i32 %tempData_priority_load_163, i32 %tempData_data_load_163)

]]></node>
<StgValue><ssdm name="min_ret_80"/></StgValue>
</operation>

<operation id="5941" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3874" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2252  store i32 %p_05_0_159, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5942" st_id="368" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3875" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2253  store i32 %p_16_0_159, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 321), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5943" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3894" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2272  %min_ret_161 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_324, i32 %tempData_data_load_324, i32 %tempData_priority_load_325, i32 %tempData_data_load_325)

]]></node>
<StgValue><ssdm name="min_ret_161"/></StgValue>
</operation>

<operation id="5944" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2277  %max_ret_161 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_324, i32 %tempData_data_load_324, i32 %tempData_priority_load_325, i32 %tempData_data_load_325)

]]></node>
<StgValue><ssdm name="max_ret_161"/></StgValue>
</operation>

<operation id="5945" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3908" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2286  %min_ret_162 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_326, i32 %tempData_data_load_326, i32 %tempData_priority_load_327, i32 %tempData_data_load_327)

]]></node>
<StgValue><ssdm name="min_ret_162"/></StgValue>
</operation>

<operation id="5946" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3913" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2291  %max_ret_162 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_326, i32 %tempData_data_load_326, i32 %tempData_priority_load_327, i32 %tempData_data_load_327)

]]></node>
<StgValue><ssdm name="max_ret_162"/></StgValue>
</operation>

<operation id="5947" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3918" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2296  %tempData_priority_load_328 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_328"/></StgValue>
</operation>

<operation id="5948" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3919" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2297  %tempData_data_load_328 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_328"/></StgValue>
</operation>

<operation id="5949" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3920" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2298  %tempData_priority_load_329 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_329"/></StgValue>
</operation>

<operation id="5950" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3921" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2299  %tempData_data_load_329 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_329"/></StgValue>
</operation>

<operation id="5951" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3932" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2310  %tempData_priority_load_330 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_330"/></StgValue>
</operation>

<operation id="5952" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3933" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2311  %tempData_data_load_330 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_330"/></StgValue>
</operation>

<operation id="5953" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3934" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2312  %tempData_priority_load_331 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_331"/></StgValue>
</operation>

<operation id="5954" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3935" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2313  %tempData_data_load_331 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_331"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="5955" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2760" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1138  %min_ret_80 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_162, i32 %tempData_data_load_162, i32 %tempData_priority_load_163, i32 %tempData_data_load_163)

]]></node>
<StgValue><ssdm name="min_ret_80"/></StgValue>
</operation>

<operation id="5956" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2761" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1139  %p_0_0_80 = extractvalue { i32, i32 } %min_ret_80, 0

]]></node>
<StgValue><ssdm name="p_0_0_80"/></StgValue>
</operation>

<operation id="5957" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2762" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1140  %p_1_0_80 = extractvalue { i32, i32 } %min_ret_80, 1

]]></node>
<StgValue><ssdm name="p_1_0_80"/></StgValue>
</operation>

<operation id="5958" st_id="369" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3888" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2266  store i32 %p_05_0_160, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5959" st_id="369" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3889" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2267  store i32 %p_16_0_160, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 323), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5960" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3894" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2272  %min_ret_161 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_324, i32 %tempData_data_load_324, i32 %tempData_priority_load_325, i32 %tempData_data_load_325)

]]></node>
<StgValue><ssdm name="min_ret_161"/></StgValue>
</operation>

<operation id="5961" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3895" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2273  %p_0_0_161 = extractvalue { i32, i32 } %min_ret_161, 0

]]></node>
<StgValue><ssdm name="p_0_0_161"/></StgValue>
</operation>

<operation id="5962" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3896" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2274  %p_1_0_161 = extractvalue { i32, i32 } %min_ret_161, 1

]]></node>
<StgValue><ssdm name="p_1_0_161"/></StgValue>
</operation>

<operation id="5963" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2277  %max_ret_161 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_324, i32 %tempData_data_load_324, i32 %tempData_priority_load_325, i32 %tempData_data_load_325)

]]></node>
<StgValue><ssdm name="max_ret_161"/></StgValue>
</operation>

<operation id="5964" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3900" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2278  %p_05_0_161 = extractvalue { i32, i32 } %max_ret_161, 0

]]></node>
<StgValue><ssdm name="p_05_0_161"/></StgValue>
</operation>

<operation id="5965" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3901" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2279  %p_16_0_161 = extractvalue { i32, i32 } %max_ret_161, 1

]]></node>
<StgValue><ssdm name="p_16_0_161"/></StgValue>
</operation>

<operation id="5966" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3908" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2286  %min_ret_162 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_326, i32 %tempData_data_load_326, i32 %tempData_priority_load_327, i32 %tempData_data_load_327)

]]></node>
<StgValue><ssdm name="min_ret_162"/></StgValue>
</operation>

<operation id="5967" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3909" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2287  %p_0_0_162 = extractvalue { i32, i32 } %min_ret_162, 0

]]></node>
<StgValue><ssdm name="p_0_0_162"/></StgValue>
</operation>

<operation id="5968" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3910" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2288  %p_1_0_162 = extractvalue { i32, i32 } %min_ret_162, 1

]]></node>
<StgValue><ssdm name="p_1_0_162"/></StgValue>
</operation>

<operation id="5969" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3913" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2291  %max_ret_162 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_326, i32 %tempData_data_load_326, i32 %tempData_priority_load_327, i32 %tempData_data_load_327)

]]></node>
<StgValue><ssdm name="max_ret_162"/></StgValue>
</operation>

<operation id="5970" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3914" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2292  %p_05_0_162 = extractvalue { i32, i32 } %max_ret_162, 0

]]></node>
<StgValue><ssdm name="p_05_0_162"/></StgValue>
</operation>

<operation id="5971" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2293  %p_16_0_162 = extractvalue { i32, i32 } %max_ret_162, 1

]]></node>
<StgValue><ssdm name="p_16_0_162"/></StgValue>
</operation>

<operation id="5972" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3932" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2310  %tempData_priority_load_330 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_330"/></StgValue>
</operation>

<operation id="5973" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3933" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2311  %tempData_data_load_330 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_330"/></StgValue>
</operation>

<operation id="5974" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3934" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2312  %tempData_priority_load_331 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_331"/></StgValue>
</operation>

<operation id="5975" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3935" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2313  %tempData_data_load_331 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_331"/></StgValue>
</operation>

<operation id="5976" st_id="369" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3946" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2324  %tempData_priority_load_332 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_332"/></StgValue>
</operation>

<operation id="5977" st_id="369" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3947" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2325  %tempData_data_load_332 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_332"/></StgValue>
</operation>

<operation id="5978" st_id="369" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3948" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2326  %tempData_priority_load_333 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_333"/></StgValue>
</operation>

<operation id="5979" st_id="369" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3949" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2327  %tempData_data_load_333 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_333"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="5980" st_id="370" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1141  store i32 %p_0_0_80, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5981" st_id="370" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2764" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1142  store i32 %p_1_0_80, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 162), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5982" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2774" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1152  %min_ret_81 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_164, i32 %tempData_data_load_164, i32 %tempData_priority_load_165, i32 %tempData_data_load_165)

]]></node>
<StgValue><ssdm name="min_ret_81"/></StgValue>
</operation>

<operation id="5983" st_id="370" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3902" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2280  store i32 %p_05_0_161, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5984" st_id="370" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3903" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2281  store i32 %p_16_0_161, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 325), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5985" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3922" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2300  %min_ret_163 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_328, i32 %tempData_data_load_328, i32 %tempData_priority_load_329, i32 %tempData_data_load_329)

]]></node>
<StgValue><ssdm name="min_ret_163"/></StgValue>
</operation>

<operation id="5986" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3927" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2305  %max_ret_163 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_328, i32 %tempData_data_load_328, i32 %tempData_priority_load_329, i32 %tempData_data_load_329)

]]></node>
<StgValue><ssdm name="max_ret_163"/></StgValue>
</operation>

<operation id="5987" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3936" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2314  %min_ret_164 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_330, i32 %tempData_data_load_330, i32 %tempData_priority_load_331, i32 %tempData_data_load_331)

]]></node>
<StgValue><ssdm name="min_ret_164"/></StgValue>
</operation>

<operation id="5988" st_id="370" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3941" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2319  %max_ret_164 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_330, i32 %tempData_data_load_330, i32 %tempData_priority_load_331, i32 %tempData_data_load_331)

]]></node>
<StgValue><ssdm name="max_ret_164"/></StgValue>
</operation>

<operation id="5989" st_id="370" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3946" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2324  %tempData_priority_load_332 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_332"/></StgValue>
</operation>

<operation id="5990" st_id="370" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3947" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2325  %tempData_data_load_332 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_332"/></StgValue>
</operation>

<operation id="5991" st_id="370" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3948" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2326  %tempData_priority_load_333 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_333"/></StgValue>
</operation>

<operation id="5992" st_id="370" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3949" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2327  %tempData_data_load_333 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_333"/></StgValue>
</operation>

<operation id="5993" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3960" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2338  %tempData_priority_load_334 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_334"/></StgValue>
</operation>

<operation id="5994" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3961" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2339  %tempData_data_load_334 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_334"/></StgValue>
</operation>

<operation id="5995" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3962" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2340  %tempData_priority_load_335 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_335"/></StgValue>
</operation>

<operation id="5996" st_id="370" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3963" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2341  %tempData_data_load_335 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_335"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="5997" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2774" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1152  %min_ret_81 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_164, i32 %tempData_data_load_164, i32 %tempData_priority_load_165, i32 %tempData_data_load_165)

]]></node>
<StgValue><ssdm name="min_ret_81"/></StgValue>
</operation>

<operation id="5998" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1153  %p_0_0_81 = extractvalue { i32, i32 } %min_ret_81, 0

]]></node>
<StgValue><ssdm name="p_0_0_81"/></StgValue>
</operation>

<operation id="5999" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2776" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1154  %p_1_0_81 = extractvalue { i32, i32 } %min_ret_81, 1

]]></node>
<StgValue><ssdm name="p_1_0_81"/></StgValue>
</operation>

<operation id="6000" st_id="371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3916" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2294  store i32 %p_05_0_162, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6001" st_id="371" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3917" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2295  store i32 %p_16_0_162, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 327), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6002" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3922" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2300  %min_ret_163 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_328, i32 %tempData_data_load_328, i32 %tempData_priority_load_329, i32 %tempData_data_load_329)

]]></node>
<StgValue><ssdm name="min_ret_163"/></StgValue>
</operation>

<operation id="6003" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3923" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2301  %p_0_0_163 = extractvalue { i32, i32 } %min_ret_163, 0

]]></node>
<StgValue><ssdm name="p_0_0_163"/></StgValue>
</operation>

<operation id="6004" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3924" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2302  %p_1_0_163 = extractvalue { i32, i32 } %min_ret_163, 1

]]></node>
<StgValue><ssdm name="p_1_0_163"/></StgValue>
</operation>

<operation id="6005" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3927" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2305  %max_ret_163 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_328, i32 %tempData_data_load_328, i32 %tempData_priority_load_329, i32 %tempData_data_load_329)

]]></node>
<StgValue><ssdm name="max_ret_163"/></StgValue>
</operation>

<operation id="6006" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3928" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2306  %p_05_0_163 = extractvalue { i32, i32 } %max_ret_163, 0

]]></node>
<StgValue><ssdm name="p_05_0_163"/></StgValue>
</operation>

<operation id="6007" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3929" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2307  %p_16_0_163 = extractvalue { i32, i32 } %max_ret_163, 1

]]></node>
<StgValue><ssdm name="p_16_0_163"/></StgValue>
</operation>

<operation id="6008" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3936" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2314  %min_ret_164 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_330, i32 %tempData_data_load_330, i32 %tempData_priority_load_331, i32 %tempData_data_load_331)

]]></node>
<StgValue><ssdm name="min_ret_164"/></StgValue>
</operation>

<operation id="6009" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3937" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2315  %p_0_0_164 = extractvalue { i32, i32 } %min_ret_164, 0

]]></node>
<StgValue><ssdm name="p_0_0_164"/></StgValue>
</operation>

<operation id="6010" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3938" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2316  %p_1_0_164 = extractvalue { i32, i32 } %min_ret_164, 1

]]></node>
<StgValue><ssdm name="p_1_0_164"/></StgValue>
</operation>

<operation id="6011" st_id="371" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3941" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2319  %max_ret_164 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_330, i32 %tempData_data_load_330, i32 %tempData_priority_load_331, i32 %tempData_data_load_331)

]]></node>
<StgValue><ssdm name="max_ret_164"/></StgValue>
</operation>

<operation id="6012" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3942" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2320  %p_05_0_164 = extractvalue { i32, i32 } %max_ret_164, 0

]]></node>
<StgValue><ssdm name="p_05_0_164"/></StgValue>
</operation>

<operation id="6013" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3943" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2321  %p_16_0_164 = extractvalue { i32, i32 } %max_ret_164, 1

]]></node>
<StgValue><ssdm name="p_16_0_164"/></StgValue>
</operation>

<operation id="6014" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3960" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2338  %tempData_priority_load_334 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_334"/></StgValue>
</operation>

<operation id="6015" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3961" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2339  %tempData_data_load_334 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_334"/></StgValue>
</operation>

<operation id="6016" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3962" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2340  %tempData_priority_load_335 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_335"/></StgValue>
</operation>

<operation id="6017" st_id="371" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3963" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2341  %tempData_data_load_335 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_335"/></StgValue>
</operation>

<operation id="6018" st_id="371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3974" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2352  %tempData_priority_load_336 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_336"/></StgValue>
</operation>

<operation id="6019" st_id="371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3975" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2353  %tempData_data_load_336 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_336"/></StgValue>
</operation>

<operation id="6020" st_id="371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3976" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2354  %tempData_priority_load_337 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_337"/></StgValue>
</operation>

<operation id="6021" st_id="371" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3977" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2355  %tempData_data_load_337 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_337"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="6022" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2777" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1155  store i32 %p_0_0_81, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6023" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2778" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1156  store i32 %p_1_0_81, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 164), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6024" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1166  %min_ret_82 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_166, i32 %tempData_data_load_166, i32 %tempData_priority_load_167, i32 %tempData_data_load_167)

]]></node>
<StgValue><ssdm name="min_ret_82"/></StgValue>
</operation>

<operation id="6025" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3930" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2308  store i32 %p_05_0_163, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6026" st_id="372" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3931" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2309  store i32 %p_16_0_163, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 329), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6027" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3950" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2328  %min_ret_165 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_332, i32 %tempData_data_load_332, i32 %tempData_priority_load_333, i32 %tempData_data_load_333)

]]></node>
<StgValue><ssdm name="min_ret_165"/></StgValue>
</operation>

<operation id="6028" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3955" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2333  %max_ret_165 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_332, i32 %tempData_data_load_332, i32 %tempData_priority_load_333, i32 %tempData_data_load_333)

]]></node>
<StgValue><ssdm name="max_ret_165"/></StgValue>
</operation>

<operation id="6029" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2342  %min_ret_166 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_334, i32 %tempData_data_load_334, i32 %tempData_priority_load_335, i32 %tempData_data_load_335)

]]></node>
<StgValue><ssdm name="min_ret_166"/></StgValue>
</operation>

<operation id="6030" st_id="372" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3969" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2347  %max_ret_166 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_334, i32 %tempData_data_load_334, i32 %tempData_priority_load_335, i32 %tempData_data_load_335)

]]></node>
<StgValue><ssdm name="max_ret_166"/></StgValue>
</operation>

<operation id="6031" st_id="372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3974" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2352  %tempData_priority_load_336 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_336"/></StgValue>
</operation>

<operation id="6032" st_id="372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3975" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2353  %tempData_data_load_336 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_336"/></StgValue>
</operation>

<operation id="6033" st_id="372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3976" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2354  %tempData_priority_load_337 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_337"/></StgValue>
</operation>

<operation id="6034" st_id="372" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3977" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2355  %tempData_data_load_337 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_337"/></StgValue>
</operation>

<operation id="6035" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3988" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2366  %tempData_priority_load_338 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_338"/></StgValue>
</operation>

<operation id="6036" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3989" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2367  %tempData_data_load_338 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_338"/></StgValue>
</operation>

<operation id="6037" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3990" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2368  %tempData_priority_load_339 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_339"/></StgValue>
</operation>

<operation id="6038" st_id="372" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3991" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2369  %tempData_data_load_339 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_339"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="6039" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1166  %min_ret_82 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_166, i32 %tempData_data_load_166, i32 %tempData_priority_load_167, i32 %tempData_data_load_167)

]]></node>
<StgValue><ssdm name="min_ret_82"/></StgValue>
</operation>

<operation id="6040" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1167  %p_0_0_82 = extractvalue { i32, i32 } %min_ret_82, 0

]]></node>
<StgValue><ssdm name="p_0_0_82"/></StgValue>
</operation>

<operation id="6041" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2790" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1168  %p_1_0_82 = extractvalue { i32, i32 } %min_ret_82, 1

]]></node>
<StgValue><ssdm name="p_1_0_82"/></StgValue>
</operation>

<operation id="6042" st_id="373" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3944" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2322  store i32 %p_05_0_164, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6043" st_id="373" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3945" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2323  store i32 %p_16_0_164, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 331), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6044" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3950" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2328  %min_ret_165 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_332, i32 %tempData_data_load_332, i32 %tempData_priority_load_333, i32 %tempData_data_load_333)

]]></node>
<StgValue><ssdm name="min_ret_165"/></StgValue>
</operation>

<operation id="6045" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3951" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2329  %p_0_0_165 = extractvalue { i32, i32 } %min_ret_165, 0

]]></node>
<StgValue><ssdm name="p_0_0_165"/></StgValue>
</operation>

<operation id="6046" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3952" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2330  %p_1_0_165 = extractvalue { i32, i32 } %min_ret_165, 1

]]></node>
<StgValue><ssdm name="p_1_0_165"/></StgValue>
</operation>

<operation id="6047" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3955" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2333  %max_ret_165 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_332, i32 %tempData_data_load_332, i32 %tempData_priority_load_333, i32 %tempData_data_load_333)

]]></node>
<StgValue><ssdm name="max_ret_165"/></StgValue>
</operation>

<operation id="6048" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3956" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2334  %p_05_0_165 = extractvalue { i32, i32 } %max_ret_165, 0

]]></node>
<StgValue><ssdm name="p_05_0_165"/></StgValue>
</operation>

<operation id="6049" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3957" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2335  %p_16_0_165 = extractvalue { i32, i32 } %max_ret_165, 1

]]></node>
<StgValue><ssdm name="p_16_0_165"/></StgValue>
</operation>

<operation id="6050" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2342  %min_ret_166 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_334, i32 %tempData_data_load_334, i32 %tempData_priority_load_335, i32 %tempData_data_load_335)

]]></node>
<StgValue><ssdm name="min_ret_166"/></StgValue>
</operation>

<operation id="6051" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3965" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2343  %p_0_0_166 = extractvalue { i32, i32 } %min_ret_166, 0

]]></node>
<StgValue><ssdm name="p_0_0_166"/></StgValue>
</operation>

<operation id="6052" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3966" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2344  %p_1_0_166 = extractvalue { i32, i32 } %min_ret_166, 1

]]></node>
<StgValue><ssdm name="p_1_0_166"/></StgValue>
</operation>

<operation id="6053" st_id="373" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3969" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2347  %max_ret_166 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_334, i32 %tempData_data_load_334, i32 %tempData_priority_load_335, i32 %tempData_data_load_335)

]]></node>
<StgValue><ssdm name="max_ret_166"/></StgValue>
</operation>

<operation id="6054" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3970" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2348  %p_05_0_166 = extractvalue { i32, i32 } %max_ret_166, 0

]]></node>
<StgValue><ssdm name="p_05_0_166"/></StgValue>
</operation>

<operation id="6055" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3971" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2349  %p_16_0_166 = extractvalue { i32, i32 } %max_ret_166, 1

]]></node>
<StgValue><ssdm name="p_16_0_166"/></StgValue>
</operation>

<operation id="6056" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3988" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2366  %tempData_priority_load_338 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_338"/></StgValue>
</operation>

<operation id="6057" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3989" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2367  %tempData_data_load_338 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_338"/></StgValue>
</operation>

<operation id="6058" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3990" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2368  %tempData_priority_load_339 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_339"/></StgValue>
</operation>

<operation id="6059" st_id="373" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3991" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2369  %tempData_data_load_339 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_339"/></StgValue>
</operation>

<operation id="6060" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4002" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2380  %tempData_priority_load_340 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_340"/></StgValue>
</operation>

<operation id="6061" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2381  %tempData_data_load_340 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_340"/></StgValue>
</operation>

<operation id="6062" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4004" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2382  %tempData_priority_load_341 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_341"/></StgValue>
</operation>

<operation id="6063" st_id="373" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4005" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2383  %tempData_data_load_341 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_341"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="6064" st_id="374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2791" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1169  store i32 %p_0_0_82, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6065" st_id="374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2792" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1170  store i32 %p_1_0_82, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 166), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6066" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2802" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1180  %min_ret_83 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_168, i32 %tempData_data_load_168, i32 %tempData_priority_load_169, i32 %tempData_data_load_169)

]]></node>
<StgValue><ssdm name="min_ret_83"/></StgValue>
</operation>

<operation id="6067" st_id="374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3958" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2336  store i32 %p_05_0_165, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6068" st_id="374" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3959" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2337  store i32 %p_16_0_165, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 333), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6069" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3978" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2356  %min_ret_167 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_336, i32 %tempData_data_load_336, i32 %tempData_priority_load_337, i32 %tempData_data_load_337)

]]></node>
<StgValue><ssdm name="min_ret_167"/></StgValue>
</operation>

<operation id="6070" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3983" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2361  %max_ret_167 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_336, i32 %tempData_data_load_336, i32 %tempData_priority_load_337, i32 %tempData_data_load_337)

]]></node>
<StgValue><ssdm name="max_ret_167"/></StgValue>
</operation>

<operation id="6071" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3992" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2370  %min_ret_168 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_338, i32 %tempData_data_load_338, i32 %tempData_priority_load_339, i32 %tempData_data_load_339)

]]></node>
<StgValue><ssdm name="min_ret_168"/></StgValue>
</operation>

<operation id="6072" st_id="374" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3997" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2375  %max_ret_168 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_338, i32 %tempData_data_load_338, i32 %tempData_priority_load_339, i32 %tempData_data_load_339)

]]></node>
<StgValue><ssdm name="max_ret_168"/></StgValue>
</operation>

<operation id="6073" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4002" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2380  %tempData_priority_load_340 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_340"/></StgValue>
</operation>

<operation id="6074" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4003" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2381  %tempData_data_load_340 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_340"/></StgValue>
</operation>

<operation id="6075" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4004" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2382  %tempData_priority_load_341 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_341"/></StgValue>
</operation>

<operation id="6076" st_id="374" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4005" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2383  %tempData_data_load_341 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_341"/></StgValue>
</operation>

<operation id="6077" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4016" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2394  %tempData_priority_load_342 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_342"/></StgValue>
</operation>

<operation id="6078" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4017" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2395  %tempData_data_load_342 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_342"/></StgValue>
</operation>

<operation id="6079" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4018" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2396  %tempData_priority_load_343 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_343"/></StgValue>
</operation>

<operation id="6080" st_id="374" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4019" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2397  %tempData_data_load_343 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_343"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="6081" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2802" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1180  %min_ret_83 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_168, i32 %tempData_data_load_168, i32 %tempData_priority_load_169, i32 %tempData_data_load_169)

]]></node>
<StgValue><ssdm name="min_ret_83"/></StgValue>
</operation>

<operation id="6082" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2803" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1181  %p_0_0_83 = extractvalue { i32, i32 } %min_ret_83, 0

]]></node>
<StgValue><ssdm name="p_0_0_83"/></StgValue>
</operation>

<operation id="6083" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2804" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1182  %p_1_0_83 = extractvalue { i32, i32 } %min_ret_83, 1

]]></node>
<StgValue><ssdm name="p_1_0_83"/></StgValue>
</operation>

<operation id="6084" st_id="375" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3972" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2350  store i32 %p_05_0_166, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6085" st_id="375" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3973" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2351  store i32 %p_16_0_166, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 335), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6086" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3978" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2356  %min_ret_167 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_336, i32 %tempData_data_load_336, i32 %tempData_priority_load_337, i32 %tempData_data_load_337)

]]></node>
<StgValue><ssdm name="min_ret_167"/></StgValue>
</operation>

<operation id="6087" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3979" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2357  %p_0_0_167 = extractvalue { i32, i32 } %min_ret_167, 0

]]></node>
<StgValue><ssdm name="p_0_0_167"/></StgValue>
</operation>

<operation id="6088" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3980" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2358  %p_1_0_167 = extractvalue { i32, i32 } %min_ret_167, 1

]]></node>
<StgValue><ssdm name="p_1_0_167"/></StgValue>
</operation>

<operation id="6089" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3983" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2361  %max_ret_167 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_336, i32 %tempData_data_load_336, i32 %tempData_priority_load_337, i32 %tempData_data_load_337)

]]></node>
<StgValue><ssdm name="max_ret_167"/></StgValue>
</operation>

<operation id="6090" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3984" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2362  %p_05_0_167 = extractvalue { i32, i32 } %max_ret_167, 0

]]></node>
<StgValue><ssdm name="p_05_0_167"/></StgValue>
</operation>

<operation id="6091" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3985" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2363  %p_16_0_167 = extractvalue { i32, i32 } %max_ret_167, 1

]]></node>
<StgValue><ssdm name="p_16_0_167"/></StgValue>
</operation>

<operation id="6092" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3992" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2370  %min_ret_168 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_338, i32 %tempData_data_load_338, i32 %tempData_priority_load_339, i32 %tempData_data_load_339)

]]></node>
<StgValue><ssdm name="min_ret_168"/></StgValue>
</operation>

<operation id="6093" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3993" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2371  %p_0_0_168 = extractvalue { i32, i32 } %min_ret_168, 0

]]></node>
<StgValue><ssdm name="p_0_0_168"/></StgValue>
</operation>

<operation id="6094" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3994" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2372  %p_1_0_168 = extractvalue { i32, i32 } %min_ret_168, 1

]]></node>
<StgValue><ssdm name="p_1_0_168"/></StgValue>
</operation>

<operation id="6095" st_id="375" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3997" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2375  %max_ret_168 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_338, i32 %tempData_data_load_338, i32 %tempData_priority_load_339, i32 %tempData_data_load_339)

]]></node>
<StgValue><ssdm name="max_ret_168"/></StgValue>
</operation>

<operation id="6096" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3998" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2376  %p_05_0_168 = extractvalue { i32, i32 } %max_ret_168, 0

]]></node>
<StgValue><ssdm name="p_05_0_168"/></StgValue>
</operation>

<operation id="6097" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3999" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2377  %p_16_0_168 = extractvalue { i32, i32 } %max_ret_168, 1

]]></node>
<StgValue><ssdm name="p_16_0_168"/></StgValue>
</operation>

<operation id="6098" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4016" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2394  %tempData_priority_load_342 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_342"/></StgValue>
</operation>

<operation id="6099" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4017" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2395  %tempData_data_load_342 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_342"/></StgValue>
</operation>

<operation id="6100" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4018" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2396  %tempData_priority_load_343 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_343"/></StgValue>
</operation>

<operation id="6101" st_id="375" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4019" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2397  %tempData_data_load_343 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_343"/></StgValue>
</operation>

<operation id="6102" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4030" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2408  %tempData_priority_load_344 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_344"/></StgValue>
</operation>

<operation id="6103" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4031" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2409  %tempData_data_load_344 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_344"/></StgValue>
</operation>

<operation id="6104" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4032" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2410  %tempData_priority_load_345 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_345"/></StgValue>
</operation>

<operation id="6105" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4033" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2411  %tempData_data_load_345 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_345"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="6106" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1183  store i32 %p_0_0_83, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6107" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2806" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1184  store i32 %p_1_0_83, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 168), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6108" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2816" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1194  %min_ret_84 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_170, i32 %tempData_data_load_170, i32 %tempData_priority_load_171, i32 %tempData_data_load_171)

]]></node>
<StgValue><ssdm name="min_ret_84"/></StgValue>
</operation>

<operation id="6109" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3986" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2364  store i32 %p_05_0_167, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6110" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3987" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2365  store i32 %p_16_0_167, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 337), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6111" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4006" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2384  %min_ret_169 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_340, i32 %tempData_data_load_340, i32 %tempData_priority_load_341, i32 %tempData_data_load_341)

]]></node>
<StgValue><ssdm name="min_ret_169"/></StgValue>
</operation>

<operation id="6112" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4011" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2389  %max_ret_169 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_340, i32 %tempData_data_load_340, i32 %tempData_priority_load_341, i32 %tempData_data_load_341)

]]></node>
<StgValue><ssdm name="max_ret_169"/></StgValue>
</operation>

<operation id="6113" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4020" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2398  %min_ret_170 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_342, i32 %tempData_data_load_342, i32 %tempData_priority_load_343, i32 %tempData_data_load_343)

]]></node>
<StgValue><ssdm name="min_ret_170"/></StgValue>
</operation>

<operation id="6114" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2403  %max_ret_170 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_342, i32 %tempData_data_load_342, i32 %tempData_priority_load_343, i32 %tempData_data_load_343)

]]></node>
<StgValue><ssdm name="max_ret_170"/></StgValue>
</operation>

<operation id="6115" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4030" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2408  %tempData_priority_load_344 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_344"/></StgValue>
</operation>

<operation id="6116" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4031" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2409  %tempData_data_load_344 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_344"/></StgValue>
</operation>

<operation id="6117" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4032" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2410  %tempData_priority_load_345 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_345"/></StgValue>
</operation>

<operation id="6118" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4033" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2411  %tempData_data_load_345 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_345"/></StgValue>
</operation>

<operation id="6119" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4044" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2422  %tempData_priority_load_346 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_346"/></StgValue>
</operation>

<operation id="6120" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4045" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2423  %tempData_data_load_346 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_346"/></StgValue>
</operation>

<operation id="6121" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2424  %tempData_priority_load_347 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_347"/></StgValue>
</operation>

<operation id="6122" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4047" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2425  %tempData_data_load_347 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_347"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="6123" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2816" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1194  %min_ret_84 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_170, i32 %tempData_data_load_170, i32 %tempData_priority_load_171, i32 %tempData_data_load_171)

]]></node>
<StgValue><ssdm name="min_ret_84"/></StgValue>
</operation>

<operation id="6124" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1195  %p_0_0_84 = extractvalue { i32, i32 } %min_ret_84, 0

]]></node>
<StgValue><ssdm name="p_0_0_84"/></StgValue>
</operation>

<operation id="6125" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2818" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1196  %p_1_0_84 = extractvalue { i32, i32 } %min_ret_84, 1

]]></node>
<StgValue><ssdm name="p_1_0_84"/></StgValue>
</operation>

<operation id="6126" st_id="377" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4000" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2378  store i32 %p_05_0_168, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6127" st_id="377" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4001" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2379  store i32 %p_16_0_168, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 339), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6128" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4006" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2384  %min_ret_169 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_340, i32 %tempData_data_load_340, i32 %tempData_priority_load_341, i32 %tempData_data_load_341)

]]></node>
<StgValue><ssdm name="min_ret_169"/></StgValue>
</operation>

<operation id="6129" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4007" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2385  %p_0_0_169 = extractvalue { i32, i32 } %min_ret_169, 0

]]></node>
<StgValue><ssdm name="p_0_0_169"/></StgValue>
</operation>

<operation id="6130" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4008" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2386  %p_1_0_169 = extractvalue { i32, i32 } %min_ret_169, 1

]]></node>
<StgValue><ssdm name="p_1_0_169"/></StgValue>
</operation>

<operation id="6131" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4011" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2389  %max_ret_169 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_340, i32 %tempData_data_load_340, i32 %tempData_priority_load_341, i32 %tempData_data_load_341)

]]></node>
<StgValue><ssdm name="max_ret_169"/></StgValue>
</operation>

<operation id="6132" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4012" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2390  %p_05_0_169 = extractvalue { i32, i32 } %max_ret_169, 0

]]></node>
<StgValue><ssdm name="p_05_0_169"/></StgValue>
</operation>

<operation id="6133" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4013" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2391  %p_16_0_169 = extractvalue { i32, i32 } %max_ret_169, 1

]]></node>
<StgValue><ssdm name="p_16_0_169"/></StgValue>
</operation>

<operation id="6134" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4020" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2398  %min_ret_170 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_342, i32 %tempData_data_load_342, i32 %tempData_priority_load_343, i32 %tempData_data_load_343)

]]></node>
<StgValue><ssdm name="min_ret_170"/></StgValue>
</operation>

<operation id="6135" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4021" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2399  %p_0_0_170 = extractvalue { i32, i32 } %min_ret_170, 0

]]></node>
<StgValue><ssdm name="p_0_0_170"/></StgValue>
</operation>

<operation id="6136" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4022" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2400  %p_1_0_170 = extractvalue { i32, i32 } %min_ret_170, 1

]]></node>
<StgValue><ssdm name="p_1_0_170"/></StgValue>
</operation>

<operation id="6137" st_id="377" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4025" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2403  %max_ret_170 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_342, i32 %tempData_data_load_342, i32 %tempData_priority_load_343, i32 %tempData_data_load_343)

]]></node>
<StgValue><ssdm name="max_ret_170"/></StgValue>
</operation>

<operation id="6138" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4026" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2404  %p_05_0_170 = extractvalue { i32, i32 } %max_ret_170, 0

]]></node>
<StgValue><ssdm name="p_05_0_170"/></StgValue>
</operation>

<operation id="6139" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4027" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2405  %p_16_0_170 = extractvalue { i32, i32 } %max_ret_170, 1

]]></node>
<StgValue><ssdm name="p_16_0_170"/></StgValue>
</operation>

<operation id="6140" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4044" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2422  %tempData_priority_load_346 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_346"/></StgValue>
</operation>

<operation id="6141" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4045" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2423  %tempData_data_load_346 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_346"/></StgValue>
</operation>

<operation id="6142" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4046" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2424  %tempData_priority_load_347 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_347"/></StgValue>
</operation>

<operation id="6143" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4047" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2425  %tempData_data_load_347 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_347"/></StgValue>
</operation>

<operation id="6144" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4058" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2436  %tempData_priority_load_348 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_348"/></StgValue>
</operation>

<operation id="6145" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4059" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2437  %tempData_data_load_348 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_348"/></StgValue>
</operation>

<operation id="6146" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4060" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2438  %tempData_priority_load_349 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_349"/></StgValue>
</operation>

<operation id="6147" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4061" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2439  %tempData_data_load_349 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_349"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="6148" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2819" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1197  store i32 %p_0_0_84, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6149" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2820" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1198  store i32 %p_1_0_84, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 170), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6150" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2830" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1208  %min_ret_85 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_172, i32 %tempData_data_load_172, i32 %tempData_priority_load_173, i32 %tempData_data_load_173)

]]></node>
<StgValue><ssdm name="min_ret_85"/></StgValue>
</operation>

<operation id="6151" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4014" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2392  store i32 %p_05_0_169, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6152" st_id="378" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4015" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2393  store i32 %p_16_0_169, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 341), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6153" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4034" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2412  %min_ret_171 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_344, i32 %tempData_data_load_344, i32 %tempData_priority_load_345, i32 %tempData_data_load_345)

]]></node>
<StgValue><ssdm name="min_ret_171"/></StgValue>
</operation>

<operation id="6154" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4039" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2417  %max_ret_171 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_344, i32 %tempData_data_load_344, i32 %tempData_priority_load_345, i32 %tempData_data_load_345)

]]></node>
<StgValue><ssdm name="max_ret_171"/></StgValue>
</operation>

<operation id="6155" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4048" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2426  %min_ret_172 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_346, i32 %tempData_data_load_346, i32 %tempData_priority_load_347, i32 %tempData_data_load_347)

]]></node>
<StgValue><ssdm name="min_ret_172"/></StgValue>
</operation>

<operation id="6156" st_id="378" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4053" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2431  %max_ret_172 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_346, i32 %tempData_data_load_346, i32 %tempData_priority_load_347, i32 %tempData_data_load_347)

]]></node>
<StgValue><ssdm name="max_ret_172"/></StgValue>
</operation>

<operation id="6157" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4058" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2436  %tempData_priority_load_348 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_348"/></StgValue>
</operation>

<operation id="6158" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4059" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2437  %tempData_data_load_348 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_348"/></StgValue>
</operation>

<operation id="6159" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4060" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2438  %tempData_priority_load_349 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_349"/></StgValue>
</operation>

<operation id="6160" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4061" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2439  %tempData_data_load_349 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_349"/></StgValue>
</operation>

<operation id="6161" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4072" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2450  %tempData_priority_load_350 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_350"/></StgValue>
</operation>

<operation id="6162" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4073" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2451  %tempData_data_load_350 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_350"/></StgValue>
</operation>

<operation id="6163" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4074" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2452  %tempData_priority_load_351 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_351"/></StgValue>
</operation>

<operation id="6164" st_id="378" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4075" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2453  %tempData_data_load_351 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_351"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="6165" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2830" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1208  %min_ret_85 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_172, i32 %tempData_data_load_172, i32 %tempData_priority_load_173, i32 %tempData_data_load_173)

]]></node>
<StgValue><ssdm name="min_ret_85"/></StgValue>
</operation>

<operation id="6166" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2831" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1209  %p_0_0_85 = extractvalue { i32, i32 } %min_ret_85, 0

]]></node>
<StgValue><ssdm name="p_0_0_85"/></StgValue>
</operation>

<operation id="6167" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2832" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1210  %p_1_0_85 = extractvalue { i32, i32 } %min_ret_85, 1

]]></node>
<StgValue><ssdm name="p_1_0_85"/></StgValue>
</operation>

<operation id="6168" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4028" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2406  store i32 %p_05_0_170, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6169" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4029" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2407  store i32 %p_16_0_170, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 343), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6170" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4034" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2412  %min_ret_171 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_344, i32 %tempData_data_load_344, i32 %tempData_priority_load_345, i32 %tempData_data_load_345)

]]></node>
<StgValue><ssdm name="min_ret_171"/></StgValue>
</operation>

<operation id="6171" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4035" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2413  %p_0_0_171 = extractvalue { i32, i32 } %min_ret_171, 0

]]></node>
<StgValue><ssdm name="p_0_0_171"/></StgValue>
</operation>

<operation id="6172" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4036" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2414  %p_1_0_171 = extractvalue { i32, i32 } %min_ret_171, 1

]]></node>
<StgValue><ssdm name="p_1_0_171"/></StgValue>
</operation>

<operation id="6173" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4039" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2417  %max_ret_171 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_344, i32 %tempData_data_load_344, i32 %tempData_priority_load_345, i32 %tempData_data_load_345)

]]></node>
<StgValue><ssdm name="max_ret_171"/></StgValue>
</operation>

<operation id="6174" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4040" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2418  %p_05_0_171 = extractvalue { i32, i32 } %max_ret_171, 0

]]></node>
<StgValue><ssdm name="p_05_0_171"/></StgValue>
</operation>

<operation id="6175" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4041" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2419  %p_16_0_171 = extractvalue { i32, i32 } %max_ret_171, 1

]]></node>
<StgValue><ssdm name="p_16_0_171"/></StgValue>
</operation>

<operation id="6176" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4048" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2426  %min_ret_172 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_346, i32 %tempData_data_load_346, i32 %tempData_priority_load_347, i32 %tempData_data_load_347)

]]></node>
<StgValue><ssdm name="min_ret_172"/></StgValue>
</operation>

<operation id="6177" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4049" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2427  %p_0_0_172 = extractvalue { i32, i32 } %min_ret_172, 0

]]></node>
<StgValue><ssdm name="p_0_0_172"/></StgValue>
</operation>

<operation id="6178" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4050" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2428  %p_1_0_172 = extractvalue { i32, i32 } %min_ret_172, 1

]]></node>
<StgValue><ssdm name="p_1_0_172"/></StgValue>
</operation>

<operation id="6179" st_id="379" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4053" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2431  %max_ret_172 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_346, i32 %tempData_data_load_346, i32 %tempData_priority_load_347, i32 %tempData_data_load_347)

]]></node>
<StgValue><ssdm name="max_ret_172"/></StgValue>
</operation>

<operation id="6180" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4054" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2432  %p_05_0_172 = extractvalue { i32, i32 } %max_ret_172, 0

]]></node>
<StgValue><ssdm name="p_05_0_172"/></StgValue>
</operation>

<operation id="6181" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4055" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2433  %p_16_0_172 = extractvalue { i32, i32 } %max_ret_172, 1

]]></node>
<StgValue><ssdm name="p_16_0_172"/></StgValue>
</operation>

<operation id="6182" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4072" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2450  %tempData_priority_load_350 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_350"/></StgValue>
</operation>

<operation id="6183" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4073" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2451  %tempData_data_load_350 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_350"/></StgValue>
</operation>

<operation id="6184" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4074" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2452  %tempData_priority_load_351 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_351"/></StgValue>
</operation>

<operation id="6185" st_id="379" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4075" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2453  %tempData_data_load_351 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_351"/></StgValue>
</operation>

<operation id="6186" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4086" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2464  %tempData_priority_load_352 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_352"/></StgValue>
</operation>

<operation id="6187" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4087" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2465  %tempData_data_load_352 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_352"/></StgValue>
</operation>

<operation id="6188" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2466  %tempData_priority_load_353 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_353"/></StgValue>
</operation>

<operation id="6189" st_id="379" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4089" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2467  %tempData_data_load_353 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_353"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="6190" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1211  store i32 %p_0_0_85, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6191" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2834" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1212  store i32 %p_1_0_85, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 172), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6192" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2844" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1222  %min_ret_86 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_174, i32 %tempData_data_load_174, i32 %tempData_priority_load_175, i32 %tempData_data_load_175)

]]></node>
<StgValue><ssdm name="min_ret_86"/></StgValue>
</operation>

<operation id="6193" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4042" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2420  store i32 %p_05_0_171, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6194" st_id="380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4043" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2421  store i32 %p_16_0_171, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 345), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6195" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4062" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2440  %min_ret_173 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_348, i32 %tempData_data_load_348, i32 %tempData_priority_load_349, i32 %tempData_data_load_349)

]]></node>
<StgValue><ssdm name="min_ret_173"/></StgValue>
</operation>

<operation id="6196" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2445  %max_ret_173 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_348, i32 %tempData_data_load_348, i32 %tempData_priority_load_349, i32 %tempData_data_load_349)

]]></node>
<StgValue><ssdm name="max_ret_173"/></StgValue>
</operation>

<operation id="6197" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4076" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2454  %min_ret_174 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_350, i32 %tempData_data_load_350, i32 %tempData_priority_load_351, i32 %tempData_data_load_351)

]]></node>
<StgValue><ssdm name="min_ret_174"/></StgValue>
</operation>

<operation id="6198" st_id="380" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4081" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2459  %max_ret_174 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_350, i32 %tempData_data_load_350, i32 %tempData_priority_load_351, i32 %tempData_data_load_351)

]]></node>
<StgValue><ssdm name="max_ret_174"/></StgValue>
</operation>

<operation id="6199" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4086" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2464  %tempData_priority_load_352 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_352"/></StgValue>
</operation>

<operation id="6200" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4087" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2465  %tempData_data_load_352 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_352"/></StgValue>
</operation>

<operation id="6201" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4088" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2466  %tempData_priority_load_353 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_353"/></StgValue>
</operation>

<operation id="6202" st_id="380" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4089" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2467  %tempData_data_load_353 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_353"/></StgValue>
</operation>

<operation id="6203" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4100" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2478  %tempData_priority_load_354 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_354"/></StgValue>
</operation>

<operation id="6204" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4101" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2479  %tempData_data_load_354 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_354"/></StgValue>
</operation>

<operation id="6205" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4102" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2480  %tempData_priority_load_355 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_355"/></StgValue>
</operation>

<operation id="6206" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4103" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2481  %tempData_data_load_355 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_355"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="6207" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2844" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1222  %min_ret_86 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_174, i32 %tempData_data_load_174, i32 %tempData_priority_load_175, i32 %tempData_data_load_175)

]]></node>
<StgValue><ssdm name="min_ret_86"/></StgValue>
</operation>

<operation id="6208" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2845" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1223  %p_0_0_86 = extractvalue { i32, i32 } %min_ret_86, 0

]]></node>
<StgValue><ssdm name="p_0_0_86"/></StgValue>
</operation>

<operation id="6209" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2846" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1224  %p_1_0_86 = extractvalue { i32, i32 } %min_ret_86, 1

]]></node>
<StgValue><ssdm name="p_1_0_86"/></StgValue>
</operation>

<operation id="6210" st_id="381" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4056" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2434  store i32 %p_05_0_172, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6211" st_id="381" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4057" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2435  store i32 %p_16_0_172, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 347), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4062" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2440  %min_ret_173 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_348, i32 %tempData_data_load_348, i32 %tempData_priority_load_349, i32 %tempData_data_load_349)

]]></node>
<StgValue><ssdm name="min_ret_173"/></StgValue>
</operation>

<operation id="6213" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4063" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2441  %p_0_0_173 = extractvalue { i32, i32 } %min_ret_173, 0

]]></node>
<StgValue><ssdm name="p_0_0_173"/></StgValue>
</operation>

<operation id="6214" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4064" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2442  %p_1_0_173 = extractvalue { i32, i32 } %min_ret_173, 1

]]></node>
<StgValue><ssdm name="p_1_0_173"/></StgValue>
</operation>

<operation id="6215" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4067" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2445  %max_ret_173 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_348, i32 %tempData_data_load_348, i32 %tempData_priority_load_349, i32 %tempData_data_load_349)

]]></node>
<StgValue><ssdm name="max_ret_173"/></StgValue>
</operation>

<operation id="6216" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4068" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2446  %p_05_0_173 = extractvalue { i32, i32 } %max_ret_173, 0

]]></node>
<StgValue><ssdm name="p_05_0_173"/></StgValue>
</operation>

<operation id="6217" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4069" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2447  %p_16_0_173 = extractvalue { i32, i32 } %max_ret_173, 1

]]></node>
<StgValue><ssdm name="p_16_0_173"/></StgValue>
</operation>

<operation id="6218" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4076" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2454  %min_ret_174 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_350, i32 %tempData_data_load_350, i32 %tempData_priority_load_351, i32 %tempData_data_load_351)

]]></node>
<StgValue><ssdm name="min_ret_174"/></StgValue>
</operation>

<operation id="6219" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4077" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2455  %p_0_0_174 = extractvalue { i32, i32 } %min_ret_174, 0

]]></node>
<StgValue><ssdm name="p_0_0_174"/></StgValue>
</operation>

<operation id="6220" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4078" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2456  %p_1_0_174 = extractvalue { i32, i32 } %min_ret_174, 1

]]></node>
<StgValue><ssdm name="p_1_0_174"/></StgValue>
</operation>

<operation id="6221" st_id="381" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4081" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2459  %max_ret_174 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_350, i32 %tempData_data_load_350, i32 %tempData_priority_load_351, i32 %tempData_data_load_351)

]]></node>
<StgValue><ssdm name="max_ret_174"/></StgValue>
</operation>

<operation id="6222" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4082" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2460  %p_05_0_174 = extractvalue { i32, i32 } %max_ret_174, 0

]]></node>
<StgValue><ssdm name="p_05_0_174"/></StgValue>
</operation>

<operation id="6223" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4083" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2461  %p_16_0_174 = extractvalue { i32, i32 } %max_ret_174, 1

]]></node>
<StgValue><ssdm name="p_16_0_174"/></StgValue>
</operation>

<operation id="6224" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4100" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2478  %tempData_priority_load_354 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_354"/></StgValue>
</operation>

<operation id="6225" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4101" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2479  %tempData_data_load_354 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_354"/></StgValue>
</operation>

<operation id="6226" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4102" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2480  %tempData_priority_load_355 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_355"/></StgValue>
</operation>

<operation id="6227" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4103" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2481  %tempData_data_load_355 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_355"/></StgValue>
</operation>

<operation id="6228" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4114" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2492  %tempData_priority_load_356 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_356"/></StgValue>
</operation>

<operation id="6229" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4115" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2493  %tempData_data_load_356 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_356"/></StgValue>
</operation>

<operation id="6230" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4116" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2494  %tempData_priority_load_357 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_357"/></StgValue>
</operation>

<operation id="6231" st_id="381" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4117" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2495  %tempData_data_load_357 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_357"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="6232" st_id="382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1225  store i32 %p_0_0_86, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6233" st_id="382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2848" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1226  store i32 %p_1_0_86, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 174), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6234" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2858" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1236  %min_ret_87 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_176, i32 %tempData_data_load_176, i32 %tempData_priority_load_177, i32 %tempData_data_load_177)

]]></node>
<StgValue><ssdm name="min_ret_87"/></StgValue>
</operation>

<operation id="6235" st_id="382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4070" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2448  store i32 %p_05_0_173, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6236" st_id="382" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4071" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2449  store i32 %p_16_0_173, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 349), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6237" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4090" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2468  %min_ret_175 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_352, i32 %tempData_data_load_352, i32 %tempData_priority_load_353, i32 %tempData_data_load_353)

]]></node>
<StgValue><ssdm name="min_ret_175"/></StgValue>
</operation>

<operation id="6238" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4095" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2473  %max_ret_175 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_352, i32 %tempData_data_load_352, i32 %tempData_priority_load_353, i32 %tempData_data_load_353)

]]></node>
<StgValue><ssdm name="max_ret_175"/></StgValue>
</operation>

<operation id="6239" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2482  %min_ret_176 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_354, i32 %tempData_data_load_354, i32 %tempData_priority_load_355, i32 %tempData_data_load_355)

]]></node>
<StgValue><ssdm name="min_ret_176"/></StgValue>
</operation>

<operation id="6240" st_id="382" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2487  %max_ret_176 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_354, i32 %tempData_data_load_354, i32 %tempData_priority_load_355, i32 %tempData_data_load_355)

]]></node>
<StgValue><ssdm name="max_ret_176"/></StgValue>
</operation>

<operation id="6241" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4114" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2492  %tempData_priority_load_356 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_356"/></StgValue>
</operation>

<operation id="6242" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4115" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2493  %tempData_data_load_356 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_356"/></StgValue>
</operation>

<operation id="6243" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4116" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2494  %tempData_priority_load_357 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_357"/></StgValue>
</operation>

<operation id="6244" st_id="382" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4117" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2495  %tempData_data_load_357 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_357"/></StgValue>
</operation>

<operation id="6245" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4128" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2506  %tempData_priority_load_358 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_358"/></StgValue>
</operation>

<operation id="6246" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4129" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2507  %tempData_data_load_358 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_358"/></StgValue>
</operation>

<operation id="6247" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2508  %tempData_priority_load_359 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_359"/></StgValue>
</operation>

<operation id="6248" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4131" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2509  %tempData_data_load_359 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_359"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="6249" st_id="383" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2858" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1236  %min_ret_87 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_176, i32 %tempData_data_load_176, i32 %tempData_priority_load_177, i32 %tempData_data_load_177)

]]></node>
<StgValue><ssdm name="min_ret_87"/></StgValue>
</operation>

<operation id="6250" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1237  %p_0_0_87 = extractvalue { i32, i32 } %min_ret_87, 0

]]></node>
<StgValue><ssdm name="p_0_0_87"/></StgValue>
</operation>

<operation id="6251" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2860" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1238  %p_1_0_87 = extractvalue { i32, i32 } %min_ret_87, 1

]]></node>
<StgValue><ssdm name="p_1_0_87"/></StgValue>
</operation>

<operation id="6252" st_id="383" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4084" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2462  store i32 %p_05_0_174, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6253" st_id="383" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4085" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2463  store i32 %p_16_0_174, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 351), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6254" st_id="383" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4090" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2468  %min_ret_175 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_352, i32 %tempData_data_load_352, i32 %tempData_priority_load_353, i32 %tempData_data_load_353)

]]></node>
<StgValue><ssdm name="min_ret_175"/></StgValue>
</operation>

<operation id="6255" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4091" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2469  %p_0_0_175 = extractvalue { i32, i32 } %min_ret_175, 0

]]></node>
<StgValue><ssdm name="p_0_0_175"/></StgValue>
</operation>

<operation id="6256" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4092" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2470  %p_1_0_175 = extractvalue { i32, i32 } %min_ret_175, 1

]]></node>
<StgValue><ssdm name="p_1_0_175"/></StgValue>
</operation>

<operation id="6257" st_id="383" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4095" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2473  %max_ret_175 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_352, i32 %tempData_data_load_352, i32 %tempData_priority_load_353, i32 %tempData_data_load_353)

]]></node>
<StgValue><ssdm name="max_ret_175"/></StgValue>
</operation>

<operation id="6258" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4096" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2474  %p_05_0_175 = extractvalue { i32, i32 } %max_ret_175, 0

]]></node>
<StgValue><ssdm name="p_05_0_175"/></StgValue>
</operation>

<operation id="6259" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4097" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2475  %p_16_0_175 = extractvalue { i32, i32 } %max_ret_175, 1

]]></node>
<StgValue><ssdm name="p_16_0_175"/></StgValue>
</operation>

<operation id="6260" st_id="383" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4104" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2482  %min_ret_176 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_354, i32 %tempData_data_load_354, i32 %tempData_priority_load_355, i32 %tempData_data_load_355)

]]></node>
<StgValue><ssdm name="min_ret_176"/></StgValue>
</operation>

<operation id="6261" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4105" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2483  %p_0_0_176 = extractvalue { i32, i32 } %min_ret_176, 0

]]></node>
<StgValue><ssdm name="p_0_0_176"/></StgValue>
</operation>

<operation id="6262" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4106" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2484  %p_1_0_176 = extractvalue { i32, i32 } %min_ret_176, 1

]]></node>
<StgValue><ssdm name="p_1_0_176"/></StgValue>
</operation>

<operation id="6263" st_id="383" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4109" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2487  %max_ret_176 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_354, i32 %tempData_data_load_354, i32 %tempData_priority_load_355, i32 %tempData_data_load_355)

]]></node>
<StgValue><ssdm name="max_ret_176"/></StgValue>
</operation>

<operation id="6264" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4110" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2488  %p_05_0_176 = extractvalue { i32, i32 } %max_ret_176, 0

]]></node>
<StgValue><ssdm name="p_05_0_176"/></StgValue>
</operation>

<operation id="6265" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4111" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2489  %p_16_0_176 = extractvalue { i32, i32 } %max_ret_176, 1

]]></node>
<StgValue><ssdm name="p_16_0_176"/></StgValue>
</operation>

<operation id="6266" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4128" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2506  %tempData_priority_load_358 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_358"/></StgValue>
</operation>

<operation id="6267" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4129" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2507  %tempData_data_load_358 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_358"/></StgValue>
</operation>

<operation id="6268" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4130" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2508  %tempData_priority_load_359 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_359"/></StgValue>
</operation>

<operation id="6269" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4131" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2509  %tempData_data_load_359 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_359"/></StgValue>
</operation>

<operation id="6270" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4142" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2520  %tempData_priority_load_360 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_360"/></StgValue>
</operation>

<operation id="6271" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4143" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2521  %tempData_data_load_360 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_360"/></StgValue>
</operation>

<operation id="6272" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4144" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2522  %tempData_priority_load_361 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_361"/></StgValue>
</operation>

<operation id="6273" st_id="383" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4145" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2523  %tempData_data_load_361 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_361"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="6274" st_id="384" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2861" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1239  store i32 %p_0_0_87, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6275" st_id="384" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2862" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1240  store i32 %p_1_0_87, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 176), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6276" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1250  %min_ret_88 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_178, i32 %tempData_data_load_178, i32 %tempData_priority_load_179, i32 %tempData_data_load_179)

]]></node>
<StgValue><ssdm name="min_ret_88"/></StgValue>
</operation>

<operation id="6277" st_id="384" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4098" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2476  store i32 %p_05_0_175, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6278" st_id="384" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4099" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2477  store i32 %p_16_0_175, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 353), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6279" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4118" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2496  %min_ret_177 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_356, i32 %tempData_data_load_356, i32 %tempData_priority_load_357, i32 %tempData_data_load_357)

]]></node>
<StgValue><ssdm name="min_ret_177"/></StgValue>
</operation>

<operation id="6280" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4123" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2501  %max_ret_177 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_356, i32 %tempData_data_load_356, i32 %tempData_priority_load_357, i32 %tempData_data_load_357)

]]></node>
<StgValue><ssdm name="max_ret_177"/></StgValue>
</operation>

<operation id="6281" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4132" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2510  %min_ret_178 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_358, i32 %tempData_data_load_358, i32 %tempData_priority_load_359, i32 %tempData_data_load_359)

]]></node>
<StgValue><ssdm name="min_ret_178"/></StgValue>
</operation>

<operation id="6282" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4137" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2515  %max_ret_178 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_358, i32 %tempData_data_load_358, i32 %tempData_priority_load_359, i32 %tempData_data_load_359)

]]></node>
<StgValue><ssdm name="max_ret_178"/></StgValue>
</operation>

<operation id="6283" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4142" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2520  %tempData_priority_load_360 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_360"/></StgValue>
</operation>

<operation id="6284" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4143" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2521  %tempData_data_load_360 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_360"/></StgValue>
</operation>

<operation id="6285" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4144" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2522  %tempData_priority_load_361 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_361"/></StgValue>
</operation>

<operation id="6286" st_id="384" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4145" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2523  %tempData_data_load_361 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_361"/></StgValue>
</operation>

<operation id="6287" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4156" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2534  %tempData_priority_load_362 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_362"/></StgValue>
</operation>

<operation id="6288" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4157" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2535  %tempData_data_load_362 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_362"/></StgValue>
</operation>

<operation id="6289" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4158" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2536  %tempData_priority_load_363 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_363"/></StgValue>
</operation>

<operation id="6290" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4159" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2537  %tempData_data_load_363 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_363"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="6291" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1250  %min_ret_88 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_178, i32 %tempData_data_load_178, i32 %tempData_priority_load_179, i32 %tempData_data_load_179)

]]></node>
<StgValue><ssdm name="min_ret_88"/></StgValue>
</operation>

<operation id="6292" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2873" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1251  %p_0_0_88 = extractvalue { i32, i32 } %min_ret_88, 0

]]></node>
<StgValue><ssdm name="p_0_0_88"/></StgValue>
</operation>

<operation id="6293" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2874" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1252  %p_1_0_88 = extractvalue { i32, i32 } %min_ret_88, 1

]]></node>
<StgValue><ssdm name="p_1_0_88"/></StgValue>
</operation>

<operation id="6294" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2490  store i32 %p_05_0_176, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6295" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2491  store i32 %p_16_0_176, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 355), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6296" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4118" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2496  %min_ret_177 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_356, i32 %tempData_data_load_356, i32 %tempData_priority_load_357, i32 %tempData_data_load_357)

]]></node>
<StgValue><ssdm name="min_ret_177"/></StgValue>
</operation>

<operation id="6297" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4119" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2497  %p_0_0_177 = extractvalue { i32, i32 } %min_ret_177, 0

]]></node>
<StgValue><ssdm name="p_0_0_177"/></StgValue>
</operation>

<operation id="6298" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4120" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2498  %p_1_0_177 = extractvalue { i32, i32 } %min_ret_177, 1

]]></node>
<StgValue><ssdm name="p_1_0_177"/></StgValue>
</operation>

<operation id="6299" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4123" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2501  %max_ret_177 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_356, i32 %tempData_data_load_356, i32 %tempData_priority_load_357, i32 %tempData_data_load_357)

]]></node>
<StgValue><ssdm name="max_ret_177"/></StgValue>
</operation>

<operation id="6300" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4124" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2502  %p_05_0_177 = extractvalue { i32, i32 } %max_ret_177, 0

]]></node>
<StgValue><ssdm name="p_05_0_177"/></StgValue>
</operation>

<operation id="6301" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4125" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2503  %p_16_0_177 = extractvalue { i32, i32 } %max_ret_177, 1

]]></node>
<StgValue><ssdm name="p_16_0_177"/></StgValue>
</operation>

<operation id="6302" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4132" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2510  %min_ret_178 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_358, i32 %tempData_data_load_358, i32 %tempData_priority_load_359, i32 %tempData_data_load_359)

]]></node>
<StgValue><ssdm name="min_ret_178"/></StgValue>
</operation>

<operation id="6303" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4133" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2511  %p_0_0_178 = extractvalue { i32, i32 } %min_ret_178, 0

]]></node>
<StgValue><ssdm name="p_0_0_178"/></StgValue>
</operation>

<operation id="6304" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4134" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2512  %p_1_0_178 = extractvalue { i32, i32 } %min_ret_178, 1

]]></node>
<StgValue><ssdm name="p_1_0_178"/></StgValue>
</operation>

<operation id="6305" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4137" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2515  %max_ret_178 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_358, i32 %tempData_data_load_358, i32 %tempData_priority_load_359, i32 %tempData_data_load_359)

]]></node>
<StgValue><ssdm name="max_ret_178"/></StgValue>
</operation>

<operation id="6306" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4138" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2516  %p_05_0_178 = extractvalue { i32, i32 } %max_ret_178, 0

]]></node>
<StgValue><ssdm name="p_05_0_178"/></StgValue>
</operation>

<operation id="6307" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4139" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2517  %p_16_0_178 = extractvalue { i32, i32 } %max_ret_178, 1

]]></node>
<StgValue><ssdm name="p_16_0_178"/></StgValue>
</operation>

<operation id="6308" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4156" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2534  %tempData_priority_load_362 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_362"/></StgValue>
</operation>

<operation id="6309" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4157" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2535  %tempData_data_load_362 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_362"/></StgValue>
</operation>

<operation id="6310" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4158" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2536  %tempData_priority_load_363 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_363"/></StgValue>
</operation>

<operation id="6311" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4159" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2537  %tempData_data_load_363 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_363"/></StgValue>
</operation>

<operation id="6312" st_id="385" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4170" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2548  %tempData_priority_load_364 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_364"/></StgValue>
</operation>

<operation id="6313" st_id="385" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4171" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2549  %tempData_data_load_364 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_364"/></StgValue>
</operation>

<operation id="6314" st_id="385" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2550  %tempData_priority_load_365 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_365"/></StgValue>
</operation>

<operation id="6315" st_id="385" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4173" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2551  %tempData_data_load_365 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_365"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="6316" st_id="386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2875" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1253  store i32 %p_0_0_88, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6317" st_id="386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2876" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1254  store i32 %p_1_0_88, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 178), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6318" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2886" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1264  %min_ret_89 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_180, i32 %tempData_data_load_180, i32 %tempData_priority_load_181, i32 %tempData_data_load_181)

]]></node>
<StgValue><ssdm name="min_ret_89"/></StgValue>
</operation>

<operation id="6319" st_id="386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2504  store i32 %p_05_0_177, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6320" st_id="386" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2505  store i32 %p_16_0_177, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 357), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6321" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4146" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2524  %min_ret_179 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_360, i32 %tempData_data_load_360, i32 %tempData_priority_load_361, i32 %tempData_data_load_361)

]]></node>
<StgValue><ssdm name="min_ret_179"/></StgValue>
</operation>

<operation id="6322" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2529  %max_ret_179 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_360, i32 %tempData_data_load_360, i32 %tempData_priority_load_361, i32 %tempData_data_load_361)

]]></node>
<StgValue><ssdm name="max_ret_179"/></StgValue>
</operation>

<operation id="6323" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4160" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2538  %min_ret_180 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_362, i32 %tempData_data_load_362, i32 %tempData_priority_load_363, i32 %tempData_data_load_363)

]]></node>
<StgValue><ssdm name="min_ret_180"/></StgValue>
</operation>

<operation id="6324" st_id="386" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4165" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2543  %max_ret_180 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_362, i32 %tempData_data_load_362, i32 %tempData_priority_load_363, i32 %tempData_data_load_363)

]]></node>
<StgValue><ssdm name="max_ret_180"/></StgValue>
</operation>

<operation id="6325" st_id="386" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4170" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2548  %tempData_priority_load_364 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_364"/></StgValue>
</operation>

<operation id="6326" st_id="386" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4171" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2549  %tempData_data_load_364 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_364"/></StgValue>
</operation>

<operation id="6327" st_id="386" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4172" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2550  %tempData_priority_load_365 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_365"/></StgValue>
</operation>

<operation id="6328" st_id="386" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4173" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2551  %tempData_data_load_365 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_365"/></StgValue>
</operation>

<operation id="6329" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4184" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2562  %tempData_priority_load_366 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_366"/></StgValue>
</operation>

<operation id="6330" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4185" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2563  %tempData_data_load_366 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_366"/></StgValue>
</operation>

<operation id="6331" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4186" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2564  %tempData_priority_load_367 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_367"/></StgValue>
</operation>

<operation id="6332" st_id="386" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4187" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2565  %tempData_data_load_367 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_367"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="6333" st_id="387" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2886" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1264  %min_ret_89 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_180, i32 %tempData_data_load_180, i32 %tempData_priority_load_181, i32 %tempData_data_load_181)

]]></node>
<StgValue><ssdm name="min_ret_89"/></StgValue>
</operation>

<operation id="6334" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2887" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1265  %p_0_0_89 = extractvalue { i32, i32 } %min_ret_89, 0

]]></node>
<StgValue><ssdm name="p_0_0_89"/></StgValue>
</operation>

<operation id="6335" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2888" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1266  %p_1_0_89 = extractvalue { i32, i32 } %min_ret_89, 1

]]></node>
<StgValue><ssdm name="p_1_0_89"/></StgValue>
</operation>

<operation id="6336" st_id="387" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2518  store i32 %p_05_0_178, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6337" st_id="387" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2519  store i32 %p_16_0_178, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 359), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6338" st_id="387" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4146" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2524  %min_ret_179 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_360, i32 %tempData_data_load_360, i32 %tempData_priority_load_361, i32 %tempData_data_load_361)

]]></node>
<StgValue><ssdm name="min_ret_179"/></StgValue>
</operation>

<operation id="6339" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4147" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2525  %p_0_0_179 = extractvalue { i32, i32 } %min_ret_179, 0

]]></node>
<StgValue><ssdm name="p_0_0_179"/></StgValue>
</operation>

<operation id="6340" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4148" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2526  %p_1_0_179 = extractvalue { i32, i32 } %min_ret_179, 1

]]></node>
<StgValue><ssdm name="p_1_0_179"/></StgValue>
</operation>

<operation id="6341" st_id="387" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4151" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2529  %max_ret_179 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_360, i32 %tempData_data_load_360, i32 %tempData_priority_load_361, i32 %tempData_data_load_361)

]]></node>
<StgValue><ssdm name="max_ret_179"/></StgValue>
</operation>

<operation id="6342" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4152" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2530  %p_05_0_179 = extractvalue { i32, i32 } %max_ret_179, 0

]]></node>
<StgValue><ssdm name="p_05_0_179"/></StgValue>
</operation>

<operation id="6343" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4153" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2531  %p_16_0_179 = extractvalue { i32, i32 } %max_ret_179, 1

]]></node>
<StgValue><ssdm name="p_16_0_179"/></StgValue>
</operation>

<operation id="6344" st_id="387" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4160" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2538  %min_ret_180 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_362, i32 %tempData_data_load_362, i32 %tempData_priority_load_363, i32 %tempData_data_load_363)

]]></node>
<StgValue><ssdm name="min_ret_180"/></StgValue>
</operation>

<operation id="6345" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4161" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2539  %p_0_0_180 = extractvalue { i32, i32 } %min_ret_180, 0

]]></node>
<StgValue><ssdm name="p_0_0_180"/></StgValue>
</operation>

<operation id="6346" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4162" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2540  %p_1_0_180 = extractvalue { i32, i32 } %min_ret_180, 1

]]></node>
<StgValue><ssdm name="p_1_0_180"/></StgValue>
</operation>

<operation id="6347" st_id="387" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4165" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2543  %max_ret_180 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_362, i32 %tempData_data_load_362, i32 %tempData_priority_load_363, i32 %tempData_data_load_363)

]]></node>
<StgValue><ssdm name="max_ret_180"/></StgValue>
</operation>

<operation id="6348" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4166" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2544  %p_05_0_180 = extractvalue { i32, i32 } %max_ret_180, 0

]]></node>
<StgValue><ssdm name="p_05_0_180"/></StgValue>
</operation>

<operation id="6349" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4167" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2545  %p_16_0_180 = extractvalue { i32, i32 } %max_ret_180, 1

]]></node>
<StgValue><ssdm name="p_16_0_180"/></StgValue>
</operation>

<operation id="6350" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4184" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2562  %tempData_priority_load_366 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_366"/></StgValue>
</operation>

<operation id="6351" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4185" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2563  %tempData_data_load_366 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_366"/></StgValue>
</operation>

<operation id="6352" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4186" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2564  %tempData_priority_load_367 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_367"/></StgValue>
</operation>

<operation id="6353" st_id="387" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4187" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2565  %tempData_data_load_367 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_367"/></StgValue>
</operation>

<operation id="6354" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4198" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2576  %tempData_priority_load_368 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_368"/></StgValue>
</operation>

<operation id="6355" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4199" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2577  %tempData_data_load_368 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_368"/></StgValue>
</operation>

<operation id="6356" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4200" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2578  %tempData_priority_load_369 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_369"/></StgValue>
</operation>

<operation id="6357" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4201" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2579  %tempData_data_load_369 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_369"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="6358" st_id="388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1267  store i32 %p_0_0_89, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6359" st_id="388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2890" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1268  store i32 %p_1_0_89, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 180), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6360" st_id="388" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2900" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1278  %min_ret_90 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_182, i32 %tempData_data_load_182, i32 %tempData_priority_load_183, i32 %tempData_data_load_183)

]]></node>
<StgValue><ssdm name="min_ret_90"/></StgValue>
</operation>

<operation id="6361" st_id="388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2532  store i32 %p_05_0_179, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6362" st_id="388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2533  store i32 %p_16_0_179, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 361), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6363" st_id="388" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4174" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2552  %min_ret_181 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_364, i32 %tempData_data_load_364, i32 %tempData_priority_load_365, i32 %tempData_data_load_365)

]]></node>
<StgValue><ssdm name="min_ret_181"/></StgValue>
</operation>

<operation id="6364" st_id="388" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4179" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2557  %max_ret_181 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_364, i32 %tempData_data_load_364, i32 %tempData_priority_load_365, i32 %tempData_data_load_365)

]]></node>
<StgValue><ssdm name="max_ret_181"/></StgValue>
</operation>

<operation id="6365" st_id="388" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4188" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2566  %min_ret_182 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_366, i32 %tempData_data_load_366, i32 %tempData_priority_load_367, i32 %tempData_data_load_367)

]]></node>
<StgValue><ssdm name="min_ret_182"/></StgValue>
</operation>

<operation id="6366" st_id="388" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2571  %max_ret_182 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_366, i32 %tempData_data_load_366, i32 %tempData_priority_load_367, i32 %tempData_data_load_367)

]]></node>
<StgValue><ssdm name="max_ret_182"/></StgValue>
</operation>

<operation id="6367" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4198" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2576  %tempData_priority_load_368 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_368"/></StgValue>
</operation>

<operation id="6368" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4199" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2577  %tempData_data_load_368 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_368"/></StgValue>
</operation>

<operation id="6369" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4200" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2578  %tempData_priority_load_369 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_369"/></StgValue>
</operation>

<operation id="6370" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4201" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2579  %tempData_data_load_369 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_369"/></StgValue>
</operation>

<operation id="6371" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4212" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2590  %tempData_priority_load_370 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_370"/></StgValue>
</operation>

<operation id="6372" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4213" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2591  %tempData_data_load_370 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_370"/></StgValue>
</operation>

<operation id="6373" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2592  %tempData_priority_load_371 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_371"/></StgValue>
</operation>

<operation id="6374" st_id="388" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4215" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2593  %tempData_data_load_371 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_371"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="6375" st_id="389" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2900" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1278  %min_ret_90 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_182, i32 %tempData_data_load_182, i32 %tempData_priority_load_183, i32 %tempData_data_load_183)

]]></node>
<StgValue><ssdm name="min_ret_90"/></StgValue>
</operation>

<operation id="6376" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1279  %p_0_0_90 = extractvalue { i32, i32 } %min_ret_90, 0

]]></node>
<StgValue><ssdm name="p_0_0_90"/></StgValue>
</operation>

<operation id="6377" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2902" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1280  %p_1_0_90 = extractvalue { i32, i32 } %min_ret_90, 1

]]></node>
<StgValue><ssdm name="p_1_0_90"/></StgValue>
</operation>

<operation id="6378" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2546  store i32 %p_05_0_180, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6379" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2547  store i32 %p_16_0_180, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 363), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6380" st_id="389" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4174" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2552  %min_ret_181 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_364, i32 %tempData_data_load_364, i32 %tempData_priority_load_365, i32 %tempData_data_load_365)

]]></node>
<StgValue><ssdm name="min_ret_181"/></StgValue>
</operation>

<operation id="6381" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4175" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2553  %p_0_0_181 = extractvalue { i32, i32 } %min_ret_181, 0

]]></node>
<StgValue><ssdm name="p_0_0_181"/></StgValue>
</operation>

<operation id="6382" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4176" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2554  %p_1_0_181 = extractvalue { i32, i32 } %min_ret_181, 1

]]></node>
<StgValue><ssdm name="p_1_0_181"/></StgValue>
</operation>

<operation id="6383" st_id="389" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4179" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2557  %max_ret_181 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_364, i32 %tempData_data_load_364, i32 %tempData_priority_load_365, i32 %tempData_data_load_365)

]]></node>
<StgValue><ssdm name="max_ret_181"/></StgValue>
</operation>

<operation id="6384" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4180" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2558  %p_05_0_181 = extractvalue { i32, i32 } %max_ret_181, 0

]]></node>
<StgValue><ssdm name="p_05_0_181"/></StgValue>
</operation>

<operation id="6385" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4181" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2559  %p_16_0_181 = extractvalue { i32, i32 } %max_ret_181, 1

]]></node>
<StgValue><ssdm name="p_16_0_181"/></StgValue>
</operation>

<operation id="6386" st_id="389" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4188" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2566  %min_ret_182 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_366, i32 %tempData_data_load_366, i32 %tempData_priority_load_367, i32 %tempData_data_load_367)

]]></node>
<StgValue><ssdm name="min_ret_182"/></StgValue>
</operation>

<operation id="6387" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4189" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2567  %p_0_0_182 = extractvalue { i32, i32 } %min_ret_182, 0

]]></node>
<StgValue><ssdm name="p_0_0_182"/></StgValue>
</operation>

<operation id="6388" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4190" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2568  %p_1_0_182 = extractvalue { i32, i32 } %min_ret_182, 1

]]></node>
<StgValue><ssdm name="p_1_0_182"/></StgValue>
</operation>

<operation id="6389" st_id="389" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4193" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2571  %max_ret_182 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_366, i32 %tempData_data_load_366, i32 %tempData_priority_load_367, i32 %tempData_data_load_367)

]]></node>
<StgValue><ssdm name="max_ret_182"/></StgValue>
</operation>

<operation id="6390" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4194" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2572  %p_05_0_182 = extractvalue { i32, i32 } %max_ret_182, 0

]]></node>
<StgValue><ssdm name="p_05_0_182"/></StgValue>
</operation>

<operation id="6391" st_id="389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4195" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2573  %p_16_0_182 = extractvalue { i32, i32 } %max_ret_182, 1

]]></node>
<StgValue><ssdm name="p_16_0_182"/></StgValue>
</operation>

<operation id="6392" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4212" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2590  %tempData_priority_load_370 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_370"/></StgValue>
</operation>

<operation id="6393" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4213" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2591  %tempData_data_load_370 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_370"/></StgValue>
</operation>

<operation id="6394" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4214" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2592  %tempData_priority_load_371 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_371"/></StgValue>
</operation>

<operation id="6395" st_id="389" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4215" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2593  %tempData_data_load_371 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_371"/></StgValue>
</operation>

<operation id="6396" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4226" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2604  %tempData_priority_load_372 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_372"/></StgValue>
</operation>

<operation id="6397" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4227" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2605  %tempData_data_load_372 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_372"/></StgValue>
</operation>

<operation id="6398" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4228" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2606  %tempData_priority_load_373 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_373"/></StgValue>
</operation>

<operation id="6399" st_id="389" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4229" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2607  %tempData_data_load_373 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_373"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="6400" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2903" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1281  store i32 %p_0_0_90, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6401" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2904" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1282  store i32 %p_1_0_90, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 182), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6402" st_id="390" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2914" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1292  %min_ret_91 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_184, i32 %tempData_data_load_184, i32 %tempData_priority_load_185, i32 %tempData_data_load_185)

]]></node>
<StgValue><ssdm name="min_ret_91"/></StgValue>
</operation>

<operation id="6403" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2560  store i32 %p_05_0_181, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6404" st_id="390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2561  store i32 %p_16_0_181, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 365), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6405" st_id="390" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4202" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2580  %min_ret_183 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_368, i32 %tempData_data_load_368, i32 %tempData_priority_load_369, i32 %tempData_data_load_369)

]]></node>
<StgValue><ssdm name="min_ret_183"/></StgValue>
</operation>

<operation id="6406" st_id="390" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4207" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2585  %max_ret_183 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_368, i32 %tempData_data_load_368, i32 %tempData_priority_load_369, i32 %tempData_data_load_369)

]]></node>
<StgValue><ssdm name="max_ret_183"/></StgValue>
</operation>

<operation id="6407" st_id="390" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4216" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2594  %min_ret_184 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_370, i32 %tempData_data_load_370, i32 %tempData_priority_load_371, i32 %tempData_data_load_371)

]]></node>
<StgValue><ssdm name="min_ret_184"/></StgValue>
</operation>

<operation id="6408" st_id="390" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4221" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2599  %max_ret_184 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_370, i32 %tempData_data_load_370, i32 %tempData_priority_load_371, i32 %tempData_data_load_371)

]]></node>
<StgValue><ssdm name="max_ret_184"/></StgValue>
</operation>

<operation id="6409" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4226" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2604  %tempData_priority_load_372 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_372"/></StgValue>
</operation>

<operation id="6410" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4227" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2605  %tempData_data_load_372 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_372"/></StgValue>
</operation>

<operation id="6411" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4228" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2606  %tempData_priority_load_373 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_373"/></StgValue>
</operation>

<operation id="6412" st_id="390" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4229" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2607  %tempData_data_load_373 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_373"/></StgValue>
</operation>

<operation id="6413" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4240" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2618  %tempData_priority_load_374 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_374"/></StgValue>
</operation>

<operation id="6414" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4241" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2619  %tempData_data_load_374 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_374"/></StgValue>
</operation>

<operation id="6415" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4242" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2620  %tempData_priority_load_375 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_375"/></StgValue>
</operation>

<operation id="6416" st_id="390" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4243" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2621  %tempData_data_load_375 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_375"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="6417" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2914" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1292  %min_ret_91 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_184, i32 %tempData_data_load_184, i32 %tempData_priority_load_185, i32 %tempData_data_load_185)

]]></node>
<StgValue><ssdm name="min_ret_91"/></StgValue>
</operation>

<operation id="6418" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2915" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1293  %p_0_0_91 = extractvalue { i32, i32 } %min_ret_91, 0

]]></node>
<StgValue><ssdm name="p_0_0_91"/></StgValue>
</operation>

<operation id="6419" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2916" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1294  %p_1_0_91 = extractvalue { i32, i32 } %min_ret_91, 1

]]></node>
<StgValue><ssdm name="p_1_0_91"/></StgValue>
</operation>

<operation id="6420" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2574  store i32 %p_05_0_182, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6421" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2575  store i32 %p_16_0_182, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 367), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6422" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4202" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2580  %min_ret_183 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_368, i32 %tempData_data_load_368, i32 %tempData_priority_load_369, i32 %tempData_data_load_369)

]]></node>
<StgValue><ssdm name="min_ret_183"/></StgValue>
</operation>

<operation id="6423" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4203" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2581  %p_0_0_183 = extractvalue { i32, i32 } %min_ret_183, 0

]]></node>
<StgValue><ssdm name="p_0_0_183"/></StgValue>
</operation>

<operation id="6424" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4204" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2582  %p_1_0_183 = extractvalue { i32, i32 } %min_ret_183, 1

]]></node>
<StgValue><ssdm name="p_1_0_183"/></StgValue>
</operation>

<operation id="6425" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4207" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2585  %max_ret_183 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_368, i32 %tempData_data_load_368, i32 %tempData_priority_load_369, i32 %tempData_data_load_369)

]]></node>
<StgValue><ssdm name="max_ret_183"/></StgValue>
</operation>

<operation id="6426" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4208" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2586  %p_05_0_183 = extractvalue { i32, i32 } %max_ret_183, 0

]]></node>
<StgValue><ssdm name="p_05_0_183"/></StgValue>
</operation>

<operation id="6427" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4209" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2587  %p_16_0_183 = extractvalue { i32, i32 } %max_ret_183, 1

]]></node>
<StgValue><ssdm name="p_16_0_183"/></StgValue>
</operation>

<operation id="6428" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4216" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2594  %min_ret_184 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_370, i32 %tempData_data_load_370, i32 %tempData_priority_load_371, i32 %tempData_data_load_371)

]]></node>
<StgValue><ssdm name="min_ret_184"/></StgValue>
</operation>

<operation id="6429" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4217" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2595  %p_0_0_184 = extractvalue { i32, i32 } %min_ret_184, 0

]]></node>
<StgValue><ssdm name="p_0_0_184"/></StgValue>
</operation>

<operation id="6430" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4218" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2596  %p_1_0_184 = extractvalue { i32, i32 } %min_ret_184, 1

]]></node>
<StgValue><ssdm name="p_1_0_184"/></StgValue>
</operation>

<operation id="6431" st_id="391" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4221" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2599  %max_ret_184 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_370, i32 %tempData_data_load_370, i32 %tempData_priority_load_371, i32 %tempData_data_load_371)

]]></node>
<StgValue><ssdm name="max_ret_184"/></StgValue>
</operation>

<operation id="6432" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4222" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2600  %p_05_0_184 = extractvalue { i32, i32 } %max_ret_184, 0

]]></node>
<StgValue><ssdm name="p_05_0_184"/></StgValue>
</operation>

<operation id="6433" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4223" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2601  %p_16_0_184 = extractvalue { i32, i32 } %max_ret_184, 1

]]></node>
<StgValue><ssdm name="p_16_0_184"/></StgValue>
</operation>

<operation id="6434" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4240" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2618  %tempData_priority_load_374 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_374"/></StgValue>
</operation>

<operation id="6435" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4241" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2619  %tempData_data_load_374 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_374"/></StgValue>
</operation>

<operation id="6436" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4242" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2620  %tempData_priority_load_375 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_375"/></StgValue>
</operation>

<operation id="6437" st_id="391" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4243" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2621  %tempData_data_load_375 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_375"/></StgValue>
</operation>

<operation id="6438" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4254" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2632  %tempData_priority_load_376 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_376"/></StgValue>
</operation>

<operation id="6439" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4255" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2633  %tempData_data_load_376 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_376"/></StgValue>
</operation>

<operation id="6440" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2634  %tempData_priority_load_377 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_377"/></StgValue>
</operation>

<operation id="6441" st_id="391" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4257" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2635  %tempData_data_load_377 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_377"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="6442" st_id="392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2917" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1295  store i32 %p_0_0_91, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6443" st_id="392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2918" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1296  store i32 %p_1_0_91, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 184), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6444" st_id="392" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2928" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1306  %min_ret_92 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_186, i32 %tempData_data_load_186, i32 %tempData_priority_load_187, i32 %tempData_data_load_187)

]]></node>
<StgValue><ssdm name="min_ret_92"/></StgValue>
</operation>

<operation id="6445" st_id="392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2588  store i32 %p_05_0_183, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6446" st_id="392" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2589  store i32 %p_16_0_183, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 369), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6447" st_id="392" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4230" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2608  %min_ret_185 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_372, i32 %tempData_data_load_372, i32 %tempData_priority_load_373, i32 %tempData_data_load_373)

]]></node>
<StgValue><ssdm name="min_ret_185"/></StgValue>
</operation>

<operation id="6448" st_id="392" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2613  %max_ret_185 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_372, i32 %tempData_data_load_372, i32 %tempData_priority_load_373, i32 %tempData_data_load_373)

]]></node>
<StgValue><ssdm name="max_ret_185"/></StgValue>
</operation>

<operation id="6449" st_id="392" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4244" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2622  %min_ret_186 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_374, i32 %tempData_data_load_374, i32 %tempData_priority_load_375, i32 %tempData_data_load_375)

]]></node>
<StgValue><ssdm name="min_ret_186"/></StgValue>
</operation>

<operation id="6450" st_id="392" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4249" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2627  %max_ret_186 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_374, i32 %tempData_data_load_374, i32 %tempData_priority_load_375, i32 %tempData_data_load_375)

]]></node>
<StgValue><ssdm name="max_ret_186"/></StgValue>
</operation>

<operation id="6451" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4254" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2632  %tempData_priority_load_376 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_376"/></StgValue>
</operation>

<operation id="6452" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4255" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2633  %tempData_data_load_376 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_376"/></StgValue>
</operation>

<operation id="6453" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4256" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2634  %tempData_priority_load_377 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_377"/></StgValue>
</operation>

<operation id="6454" st_id="392" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4257" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2635  %tempData_data_load_377 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_377"/></StgValue>
</operation>

<operation id="6455" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4268" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2646  %tempData_priority_load_378 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_378"/></StgValue>
</operation>

<operation id="6456" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4269" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2647  %tempData_data_load_378 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_378"/></StgValue>
</operation>

<operation id="6457" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4270" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2648  %tempData_priority_load_379 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_379"/></StgValue>
</operation>

<operation id="6458" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4271" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2649  %tempData_data_load_379 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_379"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="6459" st_id="393" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2928" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1306  %min_ret_92 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_186, i32 %tempData_data_load_186, i32 %tempData_priority_load_187, i32 %tempData_data_load_187)

]]></node>
<StgValue><ssdm name="min_ret_92"/></StgValue>
</operation>

<operation id="6460" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2929" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1307  %p_0_0_92 = extractvalue { i32, i32 } %min_ret_92, 0

]]></node>
<StgValue><ssdm name="p_0_0_92"/></StgValue>
</operation>

<operation id="6461" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2930" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1308  %p_1_0_92 = extractvalue { i32, i32 } %min_ret_92, 1

]]></node>
<StgValue><ssdm name="p_1_0_92"/></StgValue>
</operation>

<operation id="6462" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2602  store i32 %p_05_0_184, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6463" st_id="393" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2603  store i32 %p_16_0_184, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 371), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6464" st_id="393" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4230" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2608  %min_ret_185 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_372, i32 %tempData_data_load_372, i32 %tempData_priority_load_373, i32 %tempData_data_load_373)

]]></node>
<StgValue><ssdm name="min_ret_185"/></StgValue>
</operation>

<operation id="6465" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4231" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2609  %p_0_0_185 = extractvalue { i32, i32 } %min_ret_185, 0

]]></node>
<StgValue><ssdm name="p_0_0_185"/></StgValue>
</operation>

<operation id="6466" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4232" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2610  %p_1_0_185 = extractvalue { i32, i32 } %min_ret_185, 1

]]></node>
<StgValue><ssdm name="p_1_0_185"/></StgValue>
</operation>

<operation id="6467" st_id="393" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4235" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2613  %max_ret_185 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_372, i32 %tempData_data_load_372, i32 %tempData_priority_load_373, i32 %tempData_data_load_373)

]]></node>
<StgValue><ssdm name="max_ret_185"/></StgValue>
</operation>

<operation id="6468" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4236" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2614  %p_05_0_185 = extractvalue { i32, i32 } %max_ret_185, 0

]]></node>
<StgValue><ssdm name="p_05_0_185"/></StgValue>
</operation>

<operation id="6469" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4237" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2615  %p_16_0_185 = extractvalue { i32, i32 } %max_ret_185, 1

]]></node>
<StgValue><ssdm name="p_16_0_185"/></StgValue>
</operation>

<operation id="6470" st_id="393" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4244" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2622  %min_ret_186 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_374, i32 %tempData_data_load_374, i32 %tempData_priority_load_375, i32 %tempData_data_load_375)

]]></node>
<StgValue><ssdm name="min_ret_186"/></StgValue>
</operation>

<operation id="6471" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4245" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2623  %p_0_0_186 = extractvalue { i32, i32 } %min_ret_186, 0

]]></node>
<StgValue><ssdm name="p_0_0_186"/></StgValue>
</operation>

<operation id="6472" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4246" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2624  %p_1_0_186 = extractvalue { i32, i32 } %min_ret_186, 1

]]></node>
<StgValue><ssdm name="p_1_0_186"/></StgValue>
</operation>

<operation id="6473" st_id="393" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4249" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2627  %max_ret_186 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_374, i32 %tempData_data_load_374, i32 %tempData_priority_load_375, i32 %tempData_data_load_375)

]]></node>
<StgValue><ssdm name="max_ret_186"/></StgValue>
</operation>

<operation id="6474" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4250" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2628  %p_05_0_186 = extractvalue { i32, i32 } %max_ret_186, 0

]]></node>
<StgValue><ssdm name="p_05_0_186"/></StgValue>
</operation>

<operation id="6475" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4251" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2629  %p_16_0_186 = extractvalue { i32, i32 } %max_ret_186, 1

]]></node>
<StgValue><ssdm name="p_16_0_186"/></StgValue>
</operation>

<operation id="6476" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4268" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2646  %tempData_priority_load_378 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_378"/></StgValue>
</operation>

<operation id="6477" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4269" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2647  %tempData_data_load_378 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_378"/></StgValue>
</operation>

<operation id="6478" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4270" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2648  %tempData_priority_load_379 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_379"/></StgValue>
</operation>

<operation id="6479" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4271" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2649  %tempData_data_load_379 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_379"/></StgValue>
</operation>

<operation id="6480" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4282" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2660  %tempData_priority_load_380 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_380"/></StgValue>
</operation>

<operation id="6481" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4283" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2661  %tempData_data_load_380 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_380"/></StgValue>
</operation>

<operation id="6482" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4284" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2662  %tempData_priority_load_381 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_381"/></StgValue>
</operation>

<operation id="6483" st_id="393" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4285" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2663  %tempData_data_load_381 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_381"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="6484" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1309  store i32 %p_0_0_92, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6485" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2932" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1310  store i32 %p_1_0_92, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 186), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6486" st_id="394" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1320  %min_ret_93 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_188, i32 %tempData_data_load_188, i32 %tempData_priority_load_189, i32 %tempData_data_load_189)

]]></node>
<StgValue><ssdm name="min_ret_93"/></StgValue>
</operation>

<operation id="6487" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2616  store i32 %p_05_0_185, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6488" st_id="394" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2617  store i32 %p_16_0_185, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 373), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6489" st_id="394" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4258" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2636  %min_ret_187 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_376, i32 %tempData_data_load_376, i32 %tempData_priority_load_377, i32 %tempData_data_load_377)

]]></node>
<StgValue><ssdm name="min_ret_187"/></StgValue>
</operation>

<operation id="6490" st_id="394" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4263" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2641  %max_ret_187 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_376, i32 %tempData_data_load_376, i32 %tempData_priority_load_377, i32 %tempData_data_load_377)

]]></node>
<StgValue><ssdm name="max_ret_187"/></StgValue>
</operation>

<operation id="6491" st_id="394" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4272" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2650  %min_ret_188 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_378, i32 %tempData_data_load_378, i32 %tempData_priority_load_379, i32 %tempData_data_load_379)

]]></node>
<StgValue><ssdm name="min_ret_188"/></StgValue>
</operation>

<operation id="6492" st_id="394" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2655  %max_ret_188 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_378, i32 %tempData_data_load_378, i32 %tempData_priority_load_379, i32 %tempData_data_load_379)

]]></node>
<StgValue><ssdm name="max_ret_188"/></StgValue>
</operation>

<operation id="6493" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4282" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2660  %tempData_priority_load_380 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_380"/></StgValue>
</operation>

<operation id="6494" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4283" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2661  %tempData_data_load_380 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_380"/></StgValue>
</operation>

<operation id="6495" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4284" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2662  %tempData_priority_load_381 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_381"/></StgValue>
</operation>

<operation id="6496" st_id="394" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4285" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2663  %tempData_data_load_381 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_381"/></StgValue>
</operation>

<operation id="6497" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4296" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2674  %tempData_priority_load_382 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_382"/></StgValue>
</operation>

<operation id="6498" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4297" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2675  %tempData_data_load_382 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_382"/></StgValue>
</operation>

<operation id="6499" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2676  %tempData_priority_load_383 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_383"/></StgValue>
</operation>

<operation id="6500" st_id="394" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4299" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2677  %tempData_data_load_383 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_383"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="6501" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1320  %min_ret_93 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_188, i32 %tempData_data_load_188, i32 %tempData_priority_load_189, i32 %tempData_data_load_189)

]]></node>
<StgValue><ssdm name="min_ret_93"/></StgValue>
</operation>

<operation id="6502" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2943" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1321  %p_0_0_93 = extractvalue { i32, i32 } %min_ret_93, 0

]]></node>
<StgValue><ssdm name="p_0_0_93"/></StgValue>
</operation>

<operation id="6503" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2944" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1322  %p_1_0_93 = extractvalue { i32, i32 } %min_ret_93, 1

]]></node>
<StgValue><ssdm name="p_1_0_93"/></StgValue>
</operation>

<operation id="6504" st_id="395" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2630  store i32 %p_05_0_186, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6505" st_id="395" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2631  store i32 %p_16_0_186, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 375), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6506" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4258" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2636  %min_ret_187 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_376, i32 %tempData_data_load_376, i32 %tempData_priority_load_377, i32 %tempData_data_load_377)

]]></node>
<StgValue><ssdm name="min_ret_187"/></StgValue>
</operation>

<operation id="6507" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4259" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2637  %p_0_0_187 = extractvalue { i32, i32 } %min_ret_187, 0

]]></node>
<StgValue><ssdm name="p_0_0_187"/></StgValue>
</operation>

<operation id="6508" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4260" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2638  %p_1_0_187 = extractvalue { i32, i32 } %min_ret_187, 1

]]></node>
<StgValue><ssdm name="p_1_0_187"/></StgValue>
</operation>

<operation id="6509" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4263" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2641  %max_ret_187 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_376, i32 %tempData_data_load_376, i32 %tempData_priority_load_377, i32 %tempData_data_load_377)

]]></node>
<StgValue><ssdm name="max_ret_187"/></StgValue>
</operation>

<operation id="6510" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4264" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2642  %p_05_0_187 = extractvalue { i32, i32 } %max_ret_187, 0

]]></node>
<StgValue><ssdm name="p_05_0_187"/></StgValue>
</operation>

<operation id="6511" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4265" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2643  %p_16_0_187 = extractvalue { i32, i32 } %max_ret_187, 1

]]></node>
<StgValue><ssdm name="p_16_0_187"/></StgValue>
</operation>

<operation id="6512" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4272" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2650  %min_ret_188 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_378, i32 %tempData_data_load_378, i32 %tempData_priority_load_379, i32 %tempData_data_load_379)

]]></node>
<StgValue><ssdm name="min_ret_188"/></StgValue>
</operation>

<operation id="6513" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4273" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2651  %p_0_0_188 = extractvalue { i32, i32 } %min_ret_188, 0

]]></node>
<StgValue><ssdm name="p_0_0_188"/></StgValue>
</operation>

<operation id="6514" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4274" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2652  %p_1_0_188 = extractvalue { i32, i32 } %min_ret_188, 1

]]></node>
<StgValue><ssdm name="p_1_0_188"/></StgValue>
</operation>

<operation id="6515" st_id="395" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4277" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2655  %max_ret_188 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_378, i32 %tempData_data_load_378, i32 %tempData_priority_load_379, i32 %tempData_data_load_379)

]]></node>
<StgValue><ssdm name="max_ret_188"/></StgValue>
</operation>

<operation id="6516" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4278" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2656  %p_05_0_188 = extractvalue { i32, i32 } %max_ret_188, 0

]]></node>
<StgValue><ssdm name="p_05_0_188"/></StgValue>
</operation>

<operation id="6517" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4279" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2657  %p_16_0_188 = extractvalue { i32, i32 } %max_ret_188, 1

]]></node>
<StgValue><ssdm name="p_16_0_188"/></StgValue>
</operation>

<operation id="6518" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4296" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2674  %tempData_priority_load_382 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_382"/></StgValue>
</operation>

<operation id="6519" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4297" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2675  %tempData_data_load_382 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_382"/></StgValue>
</operation>

<operation id="6520" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4298" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2676  %tempData_priority_load_383 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_383"/></StgValue>
</operation>

<operation id="6521" st_id="395" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4299" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2677  %tempData_data_load_383 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_383"/></StgValue>
</operation>

<operation id="6522" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4310" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2688  %tempData_priority_load_384 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_384"/></StgValue>
</operation>

<operation id="6523" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4311" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2689  %tempData_data_load_384 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_384"/></StgValue>
</operation>

<operation id="6524" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4312" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2690  %tempData_priority_load_385 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_385"/></StgValue>
</operation>

<operation id="6525" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4313" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2691  %tempData_data_load_385 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_385"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="6526" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2945" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1323  store i32 %p_0_0_93, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6527" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2946" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1324  store i32 %p_1_0_93, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 188), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6528" st_id="396" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2956" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1334  %min_ret_94 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_190, i32 %tempData_data_load_190, i32 %tempData_priority_load_191, i32 %tempData_data_load_191)

]]></node>
<StgValue><ssdm name="min_ret_94"/></StgValue>
</operation>

<operation id="6529" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4266" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2644  store i32 %p_05_0_187, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6530" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2645  store i32 %p_16_0_187, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 377), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6531" st_id="396" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4286" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2664  %min_ret_189 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_380, i32 %tempData_data_load_380, i32 %tempData_priority_load_381, i32 %tempData_data_load_381)

]]></node>
<StgValue><ssdm name="min_ret_189"/></StgValue>
</operation>

<operation id="6532" st_id="396" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4291" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2669  %max_ret_189 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_380, i32 %tempData_data_load_380, i32 %tempData_priority_load_381, i32 %tempData_data_load_381)

]]></node>
<StgValue><ssdm name="max_ret_189"/></StgValue>
</operation>

<operation id="6533" st_id="396" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4300" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2678  %min_ret_190 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_382, i32 %tempData_data_load_382, i32 %tempData_priority_load_383, i32 %tempData_data_load_383)

]]></node>
<StgValue><ssdm name="min_ret_190"/></StgValue>
</operation>

<operation id="6534" st_id="396" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4305" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2683  %max_ret_190 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_382, i32 %tempData_data_load_382, i32 %tempData_priority_load_383, i32 %tempData_data_load_383)

]]></node>
<StgValue><ssdm name="max_ret_190"/></StgValue>
</operation>

<operation id="6535" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4310" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2688  %tempData_priority_load_384 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_384"/></StgValue>
</operation>

<operation id="6536" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4311" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2689  %tempData_data_load_384 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_384"/></StgValue>
</operation>

<operation id="6537" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4312" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2690  %tempData_priority_load_385 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_385"/></StgValue>
</operation>

<operation id="6538" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4313" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2691  %tempData_data_load_385 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_385"/></StgValue>
</operation>

<operation id="6539" st_id="396" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4324" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2702  %tempData_priority_load_386 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_386"/></StgValue>
</operation>

<operation id="6540" st_id="396" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4325" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2703  %tempData_data_load_386 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_386"/></StgValue>
</operation>

<operation id="6541" st_id="396" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4326" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2704  %tempData_priority_load_387 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_387"/></StgValue>
</operation>

<operation id="6542" st_id="396" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4327" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2705  %tempData_data_load_387 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_387"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="6543" st_id="397" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2956" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1334  %min_ret_94 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_190, i32 %tempData_data_load_190, i32 %tempData_priority_load_191, i32 %tempData_data_load_191)

]]></node>
<StgValue><ssdm name="min_ret_94"/></StgValue>
</operation>

<operation id="6544" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2957" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1335  %p_0_0_94 = extractvalue { i32, i32 } %min_ret_94, 0

]]></node>
<StgValue><ssdm name="p_0_0_94"/></StgValue>
</operation>

<operation id="6545" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2958" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1336  %p_1_0_94 = extractvalue { i32, i32 } %min_ret_94, 1

]]></node>
<StgValue><ssdm name="p_1_0_94"/></StgValue>
</operation>

<operation id="6546" st_id="397" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2658  store i32 %p_05_0_188, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6547" st_id="397" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4281" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2659  store i32 %p_16_0_188, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 379), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6548" st_id="397" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4286" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2664  %min_ret_189 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_380, i32 %tempData_data_load_380, i32 %tempData_priority_load_381, i32 %tempData_data_load_381)

]]></node>
<StgValue><ssdm name="min_ret_189"/></StgValue>
</operation>

<operation id="6549" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4287" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2665  %p_0_0_189 = extractvalue { i32, i32 } %min_ret_189, 0

]]></node>
<StgValue><ssdm name="p_0_0_189"/></StgValue>
</operation>

<operation id="6550" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4288" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2666  %p_1_0_189 = extractvalue { i32, i32 } %min_ret_189, 1

]]></node>
<StgValue><ssdm name="p_1_0_189"/></StgValue>
</operation>

<operation id="6551" st_id="397" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4291" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2669  %max_ret_189 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_380, i32 %tempData_data_load_380, i32 %tempData_priority_load_381, i32 %tempData_data_load_381)

]]></node>
<StgValue><ssdm name="max_ret_189"/></StgValue>
</operation>

<operation id="6552" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4292" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2670  %p_05_0_189 = extractvalue { i32, i32 } %max_ret_189, 0

]]></node>
<StgValue><ssdm name="p_05_0_189"/></StgValue>
</operation>

<operation id="6553" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4293" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2671  %p_16_0_189 = extractvalue { i32, i32 } %max_ret_189, 1

]]></node>
<StgValue><ssdm name="p_16_0_189"/></StgValue>
</operation>

<operation id="6554" st_id="397" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4300" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2678  %min_ret_190 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_382, i32 %tempData_data_load_382, i32 %tempData_priority_load_383, i32 %tempData_data_load_383)

]]></node>
<StgValue><ssdm name="min_ret_190"/></StgValue>
</operation>

<operation id="6555" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4301" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2679  %p_0_0_190 = extractvalue { i32, i32 } %min_ret_190, 0

]]></node>
<StgValue><ssdm name="p_0_0_190"/></StgValue>
</operation>

<operation id="6556" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4302" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2680  %p_1_0_190 = extractvalue { i32, i32 } %min_ret_190, 1

]]></node>
<StgValue><ssdm name="p_1_0_190"/></StgValue>
</operation>

<operation id="6557" st_id="397" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4305" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2683  %max_ret_190 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_382, i32 %tempData_data_load_382, i32 %tempData_priority_load_383, i32 %tempData_data_load_383)

]]></node>
<StgValue><ssdm name="max_ret_190"/></StgValue>
</operation>

<operation id="6558" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4306" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2684  %p_05_0_190 = extractvalue { i32, i32 } %max_ret_190, 0

]]></node>
<StgValue><ssdm name="p_05_0_190"/></StgValue>
</operation>

<operation id="6559" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4307" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2685  %p_16_0_190 = extractvalue { i32, i32 } %max_ret_190, 1

]]></node>
<StgValue><ssdm name="p_16_0_190"/></StgValue>
</operation>

<operation id="6560" st_id="397" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4324" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2702  %tempData_priority_load_386 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_386"/></StgValue>
</operation>

<operation id="6561" st_id="397" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4325" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2703  %tempData_data_load_386 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_386"/></StgValue>
</operation>

<operation id="6562" st_id="397" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4326" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2704  %tempData_priority_load_387 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_387"/></StgValue>
</operation>

<operation id="6563" st_id="397" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4327" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2705  %tempData_data_load_387 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_387"/></StgValue>
</operation>

<operation id="6564" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4338" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2716  %tempData_priority_load_388 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_388"/></StgValue>
</operation>

<operation id="6565" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4339" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2717  %tempData_data_load_388 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_388"/></StgValue>
</operation>

<operation id="6566" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2718  %tempData_priority_load_389 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_389"/></StgValue>
</operation>

<operation id="6567" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4341" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2719  %tempData_data_load_389 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_389"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="6568" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2959" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1337  store i32 %p_0_0_94, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6569" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2960" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1338  store i32 %p_1_0_94, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 190), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6570" st_id="398" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2970" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1348  %min_ret_95 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_192, i32 %tempData_data_load_192, i32 %tempData_priority_load_193, i32 %tempData_data_load_193)

]]></node>
<StgValue><ssdm name="min_ret_95"/></StgValue>
</operation>

<operation id="6571" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2672  store i32 %p_05_0_189, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6572" st_id="398" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2673  store i32 %p_16_0_189, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 381), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6573" st_id="398" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4314" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2692  %min_ret_191 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_384, i32 %tempData_data_load_384, i32 %tempData_priority_load_385, i32 %tempData_data_load_385)

]]></node>
<StgValue><ssdm name="min_ret_191"/></StgValue>
</operation>

<operation id="6574" st_id="398" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2697  %max_ret_191 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_384, i32 %tempData_data_load_384, i32 %tempData_priority_load_385, i32 %tempData_data_load_385)

]]></node>
<StgValue><ssdm name="max_ret_191"/></StgValue>
</operation>

<operation id="6575" st_id="398" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4328" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2706  %min_ret_192 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_386, i32 %tempData_data_load_386, i32 %tempData_priority_load_387, i32 %tempData_data_load_387)

]]></node>
<StgValue><ssdm name="min_ret_192"/></StgValue>
</operation>

<operation id="6576" st_id="398" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4333" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2711  %max_ret_192 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_386, i32 %tempData_data_load_386, i32 %tempData_priority_load_387, i32 %tempData_data_load_387)

]]></node>
<StgValue><ssdm name="max_ret_192"/></StgValue>
</operation>

<operation id="6577" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4338" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2716  %tempData_priority_load_388 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_388"/></StgValue>
</operation>

<operation id="6578" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4339" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2717  %tempData_data_load_388 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_388"/></StgValue>
</operation>

<operation id="6579" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4340" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2718  %tempData_priority_load_389 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_389"/></StgValue>
</operation>

<operation id="6580" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4341" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2719  %tempData_data_load_389 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_389"/></StgValue>
</operation>

<operation id="6581" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4352" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2730  %tempData_priority_load_390 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_390"/></StgValue>
</operation>

<operation id="6582" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4353" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2731  %tempData_data_load_390 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_390"/></StgValue>
</operation>

<operation id="6583" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4354" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2732  %tempData_priority_load_391 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_391"/></StgValue>
</operation>

<operation id="6584" st_id="398" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4355" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2733  %tempData_data_load_391 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_391"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="6585" st_id="399" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2970" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1348  %min_ret_95 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_192, i32 %tempData_data_load_192, i32 %tempData_priority_load_193, i32 %tempData_data_load_193)

]]></node>
<StgValue><ssdm name="min_ret_95"/></StgValue>
</operation>

<operation id="6586" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2971" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1349  %p_0_0_95 = extractvalue { i32, i32 } %min_ret_95, 0

]]></node>
<StgValue><ssdm name="p_0_0_95"/></StgValue>
</operation>

<operation id="6587" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2972" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1350  %p_1_0_95 = extractvalue { i32, i32 } %min_ret_95, 1

]]></node>
<StgValue><ssdm name="p_1_0_95"/></StgValue>
</operation>

<operation id="6588" st_id="399" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2686  store i32 %p_05_0_190, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6589" st_id="399" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2687  store i32 %p_16_0_190, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 383), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6590" st_id="399" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4314" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2692  %min_ret_191 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_384, i32 %tempData_data_load_384, i32 %tempData_priority_load_385, i32 %tempData_data_load_385)

]]></node>
<StgValue><ssdm name="min_ret_191"/></StgValue>
</operation>

<operation id="6591" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4315" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2693  %p_0_0_191 = extractvalue { i32, i32 } %min_ret_191, 0

]]></node>
<StgValue><ssdm name="p_0_0_191"/></StgValue>
</operation>

<operation id="6592" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4316" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2694  %p_1_0_191 = extractvalue { i32, i32 } %min_ret_191, 1

]]></node>
<StgValue><ssdm name="p_1_0_191"/></StgValue>
</operation>

<operation id="6593" st_id="399" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4319" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2697  %max_ret_191 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_384, i32 %tempData_data_load_384, i32 %tempData_priority_load_385, i32 %tempData_data_load_385)

]]></node>
<StgValue><ssdm name="max_ret_191"/></StgValue>
</operation>

<operation id="6594" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4320" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2698  %p_05_0_191 = extractvalue { i32, i32 } %max_ret_191, 0

]]></node>
<StgValue><ssdm name="p_05_0_191"/></StgValue>
</operation>

<operation id="6595" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4321" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2699  %p_16_0_191 = extractvalue { i32, i32 } %max_ret_191, 1

]]></node>
<StgValue><ssdm name="p_16_0_191"/></StgValue>
</operation>

<operation id="6596" st_id="399" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4328" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2706  %min_ret_192 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_386, i32 %tempData_data_load_386, i32 %tempData_priority_load_387, i32 %tempData_data_load_387)

]]></node>
<StgValue><ssdm name="min_ret_192"/></StgValue>
</operation>

<operation id="6597" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4329" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2707  %p_0_0_192 = extractvalue { i32, i32 } %min_ret_192, 0

]]></node>
<StgValue><ssdm name="p_0_0_192"/></StgValue>
</operation>

<operation id="6598" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4330" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2708  %p_1_0_192 = extractvalue { i32, i32 } %min_ret_192, 1

]]></node>
<StgValue><ssdm name="p_1_0_192"/></StgValue>
</operation>

<operation id="6599" st_id="399" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4333" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2711  %max_ret_192 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_386, i32 %tempData_data_load_386, i32 %tempData_priority_load_387, i32 %tempData_data_load_387)

]]></node>
<StgValue><ssdm name="max_ret_192"/></StgValue>
</operation>

<operation id="6600" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4334" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2712  %p_05_0_192 = extractvalue { i32, i32 } %max_ret_192, 0

]]></node>
<StgValue><ssdm name="p_05_0_192"/></StgValue>
</operation>

<operation id="6601" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4335" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2713  %p_16_0_192 = extractvalue { i32, i32 } %max_ret_192, 1

]]></node>
<StgValue><ssdm name="p_16_0_192"/></StgValue>
</operation>

<operation id="6602" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4352" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2730  %tempData_priority_load_390 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_390"/></StgValue>
</operation>

<operation id="6603" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4353" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2731  %tempData_data_load_390 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_390"/></StgValue>
</operation>

<operation id="6604" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4354" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2732  %tempData_priority_load_391 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_391"/></StgValue>
</operation>

<operation id="6605" st_id="399" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4355" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2733  %tempData_data_load_391 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_391"/></StgValue>
</operation>

<operation id="6606" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4366" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2744  %tempData_priority_load_392 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_392"/></StgValue>
</operation>

<operation id="6607" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4367" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2745  %tempData_data_load_392 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_392"/></StgValue>
</operation>

<operation id="6608" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4368" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2746  %tempData_priority_load_393 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_393"/></StgValue>
</operation>

<operation id="6609" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4369" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2747  %tempData_data_load_393 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_393"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="6610" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2973" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1351  store i32 %p_0_0_95, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6611" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2974" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1352  store i32 %p_1_0_95, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 192), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6612" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1362  %min_ret_96 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_194, i32 %tempData_data_load_194, i32 %tempData_priority_load_195, i32 %tempData_data_load_195)

]]></node>
<StgValue><ssdm name="min_ret_96"/></StgValue>
</operation>

<operation id="6613" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2700  store i32 %p_05_0_191, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6614" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2701  store i32 %p_16_0_191, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 385), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6615" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4342" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2720  %min_ret_193 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_388, i32 %tempData_data_load_388, i32 %tempData_priority_load_389, i32 %tempData_data_load_389)

]]></node>
<StgValue><ssdm name="min_ret_193"/></StgValue>
</operation>

<operation id="6616" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4347" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2725  %max_ret_193 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_388, i32 %tempData_data_load_388, i32 %tempData_priority_load_389, i32 %tempData_data_load_389)

]]></node>
<StgValue><ssdm name="max_ret_193"/></StgValue>
</operation>

<operation id="6617" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4356" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2734  %min_ret_194 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_390, i32 %tempData_data_load_390, i32 %tempData_priority_load_391, i32 %tempData_data_load_391)

]]></node>
<StgValue><ssdm name="min_ret_194"/></StgValue>
</operation>

<operation id="6618" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2739  %max_ret_194 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_390, i32 %tempData_data_load_390, i32 %tempData_priority_load_391, i32 %tempData_data_load_391)

]]></node>
<StgValue><ssdm name="max_ret_194"/></StgValue>
</operation>

<operation id="6619" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4366" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2744  %tempData_priority_load_392 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_392"/></StgValue>
</operation>

<operation id="6620" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4367" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2745  %tempData_data_load_392 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_392"/></StgValue>
</operation>

<operation id="6621" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4368" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2746  %tempData_priority_load_393 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_393"/></StgValue>
</operation>

<operation id="6622" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4369" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2747  %tempData_data_load_393 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_393"/></StgValue>
</operation>

<operation id="6623" st_id="400" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4380" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2758  %tempData_priority_load_394 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_394"/></StgValue>
</operation>

<operation id="6624" st_id="400" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4381" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2759  %tempData_data_load_394 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_394"/></StgValue>
</operation>

<operation id="6625" st_id="400" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2760  %tempData_priority_load_395 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_395"/></StgValue>
</operation>

<operation id="6626" st_id="400" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4383" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2761  %tempData_data_load_395 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_395"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="6627" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1362  %min_ret_96 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_194, i32 %tempData_data_load_194, i32 %tempData_priority_load_195, i32 %tempData_data_load_195)

]]></node>
<StgValue><ssdm name="min_ret_96"/></StgValue>
</operation>

<operation id="6628" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2985" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1363  %p_0_0_96 = extractvalue { i32, i32 } %min_ret_96, 0

]]></node>
<StgValue><ssdm name="p_0_0_96"/></StgValue>
</operation>

<operation id="6629" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2986" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1364  %p_1_0_96 = extractvalue { i32, i32 } %min_ret_96, 1

]]></node>
<StgValue><ssdm name="p_1_0_96"/></StgValue>
</operation>

<operation id="6630" st_id="401" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2714  store i32 %p_05_0_192, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6631" st_id="401" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2715  store i32 %p_16_0_192, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 387), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6632" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4342" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2720  %min_ret_193 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_388, i32 %tempData_data_load_388, i32 %tempData_priority_load_389, i32 %tempData_data_load_389)

]]></node>
<StgValue><ssdm name="min_ret_193"/></StgValue>
</operation>

<operation id="6633" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4343" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2721  %p_0_0_193 = extractvalue { i32, i32 } %min_ret_193, 0

]]></node>
<StgValue><ssdm name="p_0_0_193"/></StgValue>
</operation>

<operation id="6634" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4344" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2722  %p_1_0_193 = extractvalue { i32, i32 } %min_ret_193, 1

]]></node>
<StgValue><ssdm name="p_1_0_193"/></StgValue>
</operation>

<operation id="6635" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4347" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2725  %max_ret_193 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_388, i32 %tempData_data_load_388, i32 %tempData_priority_load_389, i32 %tempData_data_load_389)

]]></node>
<StgValue><ssdm name="max_ret_193"/></StgValue>
</operation>

<operation id="6636" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4348" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2726  %p_05_0_193 = extractvalue { i32, i32 } %max_ret_193, 0

]]></node>
<StgValue><ssdm name="p_05_0_193"/></StgValue>
</operation>

<operation id="6637" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4349" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2727  %p_16_0_193 = extractvalue { i32, i32 } %max_ret_193, 1

]]></node>
<StgValue><ssdm name="p_16_0_193"/></StgValue>
</operation>

<operation id="6638" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4356" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2734  %min_ret_194 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_390, i32 %tempData_data_load_390, i32 %tempData_priority_load_391, i32 %tempData_data_load_391)

]]></node>
<StgValue><ssdm name="min_ret_194"/></StgValue>
</operation>

<operation id="6639" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4357" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2735  %p_0_0_194 = extractvalue { i32, i32 } %min_ret_194, 0

]]></node>
<StgValue><ssdm name="p_0_0_194"/></StgValue>
</operation>

<operation id="6640" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4358" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2736  %p_1_0_194 = extractvalue { i32, i32 } %min_ret_194, 1

]]></node>
<StgValue><ssdm name="p_1_0_194"/></StgValue>
</operation>

<operation id="6641" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4361" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2739  %max_ret_194 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_390, i32 %tempData_data_load_390, i32 %tempData_priority_load_391, i32 %tempData_data_load_391)

]]></node>
<StgValue><ssdm name="max_ret_194"/></StgValue>
</operation>

<operation id="6642" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4362" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2740  %p_05_0_194 = extractvalue { i32, i32 } %max_ret_194, 0

]]></node>
<StgValue><ssdm name="p_05_0_194"/></StgValue>
</operation>

<operation id="6643" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4363" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2741  %p_16_0_194 = extractvalue { i32, i32 } %max_ret_194, 1

]]></node>
<StgValue><ssdm name="p_16_0_194"/></StgValue>
</operation>

<operation id="6644" st_id="401" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4380" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2758  %tempData_priority_load_394 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_394"/></StgValue>
</operation>

<operation id="6645" st_id="401" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4381" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2759  %tempData_data_load_394 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_394"/></StgValue>
</operation>

<operation id="6646" st_id="401" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4382" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2760  %tempData_priority_load_395 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_395"/></StgValue>
</operation>

<operation id="6647" st_id="401" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4383" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2761  %tempData_data_load_395 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_395"/></StgValue>
</operation>

<operation id="6648" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4394" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2772  %tempData_priority_load_396 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_396"/></StgValue>
</operation>

<operation id="6649" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4395" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2773  %tempData_data_load_396 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_396"/></StgValue>
</operation>

<operation id="6650" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4396" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2774  %tempData_priority_load_397 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_397"/></StgValue>
</operation>

<operation id="6651" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4397" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2775  %tempData_data_load_397 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_397"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="6652" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2987" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1365  store i32 %p_0_0_96, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6653" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2988" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1366  store i32 %p_1_0_96, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 194), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6654" st_id="402" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2998" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1376  %min_ret_97 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_196, i32 %tempData_data_load_196, i32 %tempData_priority_load_197, i32 %tempData_data_load_197)

]]></node>
<StgValue><ssdm name="min_ret_97"/></StgValue>
</operation>

<operation id="6655" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2728  store i32 %p_05_0_193, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6656" st_id="402" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2729  store i32 %p_16_0_193, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 389), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6657" st_id="402" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4370" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2748  %min_ret_195 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_392, i32 %tempData_data_load_392, i32 %tempData_priority_load_393, i32 %tempData_data_load_393)

]]></node>
<StgValue><ssdm name="min_ret_195"/></StgValue>
</operation>

<operation id="6658" st_id="402" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4375" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2753  %max_ret_195 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_392, i32 %tempData_data_load_392, i32 %tempData_priority_load_393, i32 %tempData_data_load_393)

]]></node>
<StgValue><ssdm name="max_ret_195"/></StgValue>
</operation>

<operation id="6659" st_id="402" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4384" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2762  %min_ret_196 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_394, i32 %tempData_data_load_394, i32 %tempData_priority_load_395, i32 %tempData_data_load_395)

]]></node>
<StgValue><ssdm name="min_ret_196"/></StgValue>
</operation>

<operation id="6660" st_id="402" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4389" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2767  %max_ret_196 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_394, i32 %tempData_data_load_394, i32 %tempData_priority_load_395, i32 %tempData_data_load_395)

]]></node>
<StgValue><ssdm name="max_ret_196"/></StgValue>
</operation>

<operation id="6661" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4394" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2772  %tempData_priority_load_396 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_396"/></StgValue>
</operation>

<operation id="6662" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4395" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2773  %tempData_data_load_396 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_396"/></StgValue>
</operation>

<operation id="6663" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4396" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2774  %tempData_priority_load_397 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="tempData_priority_load_397"/></StgValue>
</operation>

<operation id="6664" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4397" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2775  %tempData_data_load_397 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name="tempData_data_load_397"/></StgValue>
</operation>

<operation id="6665" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4408" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2786  %tempData_priority_load_398 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_398"/></StgValue>
</operation>

<operation id="6666" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4409" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2787  %tempData_data_load_398 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_398"/></StgValue>
</operation>

<operation id="6667" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4410" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2788  %tempData_priority_load_399 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 1, i64 0), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_399"/></StgValue>
</operation>

<operation id="6668" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4411" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2789  %tempData_data_load_399 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 1, i64 0), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_399"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="6669" st_id="403" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2998" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1376  %min_ret_97 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_196, i32 %tempData_data_load_196, i32 %tempData_priority_load_197, i32 %tempData_data_load_197)

]]></node>
<StgValue><ssdm name="min_ret_97"/></StgValue>
</operation>

<operation id="6670" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2999" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1377  %p_0_0_97 = extractvalue { i32, i32 } %min_ret_97, 0

]]></node>
<StgValue><ssdm name="p_0_0_97"/></StgValue>
</operation>

<operation id="6671" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3000" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1378  %p_1_0_97 = extractvalue { i32, i32 } %min_ret_97, 1

]]></node>
<StgValue><ssdm name="p_1_0_97"/></StgValue>
</operation>

<operation id="6672" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4364" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2742  store i32 %p_05_0_194, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6673" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4365" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2743  store i32 %p_16_0_194, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 391), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6674" st_id="403" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4370" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2748  %min_ret_195 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_392, i32 %tempData_data_load_392, i32 %tempData_priority_load_393, i32 %tempData_data_load_393)

]]></node>
<StgValue><ssdm name="min_ret_195"/></StgValue>
</operation>

<operation id="6675" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4371" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2749  %p_0_0_195 = extractvalue { i32, i32 } %min_ret_195, 0

]]></node>
<StgValue><ssdm name="p_0_0_195"/></StgValue>
</operation>

<operation id="6676" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4372" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2750  %p_1_0_195 = extractvalue { i32, i32 } %min_ret_195, 1

]]></node>
<StgValue><ssdm name="p_1_0_195"/></StgValue>
</operation>

<operation id="6677" st_id="403" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4375" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2753  %max_ret_195 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_392, i32 %tempData_data_load_392, i32 %tempData_priority_load_393, i32 %tempData_data_load_393)

]]></node>
<StgValue><ssdm name="max_ret_195"/></StgValue>
</operation>

<operation id="6678" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4376" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2754  %p_05_0_195 = extractvalue { i32, i32 } %max_ret_195, 0

]]></node>
<StgValue><ssdm name="p_05_0_195"/></StgValue>
</operation>

<operation id="6679" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4377" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2755  %p_16_0_195 = extractvalue { i32, i32 } %max_ret_195, 1

]]></node>
<StgValue><ssdm name="p_16_0_195"/></StgValue>
</operation>

<operation id="6680" st_id="403" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4384" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2762  %min_ret_196 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_394, i32 %tempData_data_load_394, i32 %tempData_priority_load_395, i32 %tempData_data_load_395)

]]></node>
<StgValue><ssdm name="min_ret_196"/></StgValue>
</operation>

<operation id="6681" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4385" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2763  %p_0_0_196 = extractvalue { i32, i32 } %min_ret_196, 0

]]></node>
<StgValue><ssdm name="p_0_0_196"/></StgValue>
</operation>

<operation id="6682" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4386" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2764  %p_1_0_196 = extractvalue { i32, i32 } %min_ret_196, 1

]]></node>
<StgValue><ssdm name="p_1_0_196"/></StgValue>
</operation>

<operation id="6683" st_id="403" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4389" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2767  %max_ret_196 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_394, i32 %tempData_data_load_394, i32 %tempData_priority_load_395, i32 %tempData_data_load_395)

]]></node>
<StgValue><ssdm name="max_ret_196"/></StgValue>
</operation>

<operation id="6684" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4390" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2768  %p_05_0_196 = extractvalue { i32, i32 } %max_ret_196, 0

]]></node>
<StgValue><ssdm name="p_05_0_196"/></StgValue>
</operation>

<operation id="6685" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4391" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2769  %p_16_0_196 = extractvalue { i32, i32 } %max_ret_196, 1

]]></node>
<StgValue><ssdm name="p_16_0_196"/></StgValue>
</operation>

<operation id="6686" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4408" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2786  %tempData_priority_load_398 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="tempData_priority_load_398"/></StgValue>
</operation>

<operation id="6687" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4409" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2787  %tempData_data_load_398 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name="tempData_data_load_398"/></StgValue>
</operation>

<operation id="6688" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4410" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2788  %tempData_priority_load_399 = load i32* getelementptr inbounds ([400 x i32]* @tempData_priority, i64 1, i64 0), align 16

]]></node>
<StgValue><ssdm name="tempData_priority_load_399"/></StgValue>
</operation>

<operation id="6689" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4411" bw="32" op_0_bw="32">
<![CDATA[
reinitialize.exit:2789  %tempData_data_load_399 = load i32* getelementptr inbounds ([400 x i32]* @tempData_data, i64 1, i64 0), align 16

]]></node>
<StgValue><ssdm name="tempData_data_load_399"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="6690" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3001" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1379  store i32 %p_0_0_97, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6691" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3002" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1380  store i32 %p_1_0_97, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 196), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6692" st_id="404" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3012" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1390  %min_ret_98 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_198, i32 %tempData_data_load_198, i32 %tempData_priority_load_199, i32 %tempData_data_load_199)

]]></node>
<StgValue><ssdm name="min_ret_98"/></StgValue>
</operation>

<operation id="6693" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4378" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2756  store i32 %p_05_0_195, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6694" st_id="404" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4379" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2757  store i32 %p_16_0_195, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 393), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6695" st_id="404" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4398" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2776  %min_ret_197 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_396, i32 %tempData_data_load_396, i32 %tempData_priority_load_397, i32 %tempData_data_load_397)

]]></node>
<StgValue><ssdm name="min_ret_197"/></StgValue>
</operation>

<operation id="6696" st_id="404" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2781  %max_ret_197 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_396, i32 %tempData_data_load_396, i32 %tempData_priority_load_397, i32 %tempData_data_load_397)

]]></node>
<StgValue><ssdm name="max_ret_197"/></StgValue>
</operation>

<operation id="6697" st_id="404" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4412" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2790  %min_ret_198 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_398, i32 %tempData_data_load_398, i32 %tempData_priority_load_399, i32 %tempData_data_load_399)

]]></node>
<StgValue><ssdm name="min_ret_198"/></StgValue>
</operation>

<operation id="6698" st_id="404" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4417" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2795  %max_ret_198 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_398, i32 %tempData_data_load_398, i32 %tempData_priority_load_399, i32 %tempData_data_load_399)

]]></node>
<StgValue><ssdm name="max_ret_198"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="6699" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3012" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:1390  %min_ret_98 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_198, i32 %tempData_data_load_198, i32 %tempData_priority_load_199, i32 %tempData_data_load_199)

]]></node>
<StgValue><ssdm name="min_ret_98"/></StgValue>
</operation>

<operation id="6700" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3013" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1391  %p_0_0_98 = extractvalue { i32, i32 } %min_ret_98, 0

]]></node>
<StgValue><ssdm name="p_0_0_98"/></StgValue>
</operation>

<operation id="6701" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3014" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:1392  %p_1_0_98 = extractvalue { i32, i32 } %min_ret_98, 1

]]></node>
<StgValue><ssdm name="p_1_0_98"/></StgValue>
</operation>

<operation id="6702" st_id="405" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2770  store i32 %p_05_0_196, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6703" st_id="405" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4393" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2771  store i32 %p_16_0_196, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 395), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6704" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4398" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2776  %min_ret_197 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_396, i32 %tempData_data_load_396, i32 %tempData_priority_load_397, i32 %tempData_data_load_397)

]]></node>
<StgValue><ssdm name="min_ret_197"/></StgValue>
</operation>

<operation id="6705" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4399" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2777  %p_0_0_197 = extractvalue { i32, i32 } %min_ret_197, 0

]]></node>
<StgValue><ssdm name="p_0_0_197"/></StgValue>
</operation>

<operation id="6706" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4400" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2778  %p_1_0_197 = extractvalue { i32, i32 } %min_ret_197, 1

]]></node>
<StgValue><ssdm name="p_1_0_197"/></StgValue>
</operation>

<operation id="6707" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4403" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2781  %max_ret_197 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_396, i32 %tempData_data_load_396, i32 %tempData_priority_load_397, i32 %tempData_data_load_397)

]]></node>
<StgValue><ssdm name="max_ret_197"/></StgValue>
</operation>

<operation id="6708" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4404" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2782  %p_05_0_197 = extractvalue { i32, i32 } %max_ret_197, 0

]]></node>
<StgValue><ssdm name="p_05_0_197"/></StgValue>
</operation>

<operation id="6709" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4405" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2783  %p_16_0_197 = extractvalue { i32, i32 } %max_ret_197, 1

]]></node>
<StgValue><ssdm name="p_16_0_197"/></StgValue>
</operation>

<operation id="6710" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4412" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2790  %min_ret_198 = call fastcc { i32, i32 } @min(i32 %tempData_priority_load_398, i32 %tempData_data_load_398, i32 %tempData_priority_load_399, i32 %tempData_data_load_399)

]]></node>
<StgValue><ssdm name="min_ret_198"/></StgValue>
</operation>

<operation id="6711" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4413" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2791  %p_0_0_198 = extractvalue { i32, i32 } %min_ret_198, 0

]]></node>
<StgValue><ssdm name="p_0_0_198"/></StgValue>
</operation>

<operation id="6712" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4414" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2792  %p_1_0_198 = extractvalue { i32, i32 } %min_ret_198, 1

]]></node>
<StgValue><ssdm name="p_1_0_198"/></StgValue>
</operation>

<operation id="6713" st_id="405" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4417" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
reinitialize.exit:2795  %max_ret_198 = call fastcc { i32, i32 } @max(i32 %tempData_priority_load_398, i32 %tempData_data_load_398, i32 %tempData_priority_load_399, i32 %tempData_data_load_399)

]]></node>
<StgValue><ssdm name="max_ret_198"/></StgValue>
</operation>

<operation id="6714" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4418" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2796  %p_05_0_198 = extractvalue { i32, i32 } %max_ret_198, 0

]]></node>
<StgValue><ssdm name="p_05_0_198"/></StgValue>
</operation>

<operation id="6715" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4419" bw="32" op_0_bw="64">
<![CDATA[
reinitialize.exit:2797  %p_16_0_198 = extractvalue { i32, i32 } %max_ret_198, 1

]]></node>
<StgValue><ssdm name="p_16_0_198"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="6716" st_id="406" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3015" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1393  store i32 %p_0_0_98, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6717" st_id="406" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3016" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1394  store i32 %p_1_0_98, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 198), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6718" st_id="406" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4406" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2784  store i32 %p_05_0_197, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6719" st_id="406" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4407" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2785  store i32 %p_16_0_197, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 397), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="6720" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3029" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1407  store i32 %p_0_0_99, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6721" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3030" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1408  store i32 %p_1_0_99, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 200), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6722" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4420" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2798  store i32 %p_05_0_198, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6723" st_id="407" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4421" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2799  store i32 %p_16_0_198, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 399), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="6724" st_id="408" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3043" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1421  store i32 %p_0_0_100, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6725" st_id="408" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3044" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1422  store i32 %p_1_0_100, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 202), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="6726" st_id="409" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3057" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1435  store i32 %p_0_0_101, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6727" st_id="409" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3058" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1436  store i32 %p_1_0_101, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 204), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="6728" st_id="410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3071" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1449  store i32 %p_0_0_102, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6729" st_id="410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3072" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1450  store i32 %p_1_0_102, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 206), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="6730" st_id="411" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3085" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1463  store i32 %p_0_0_103, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6731" st_id="411" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3086" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1464  store i32 %p_1_0_103, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 208), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="6732" st_id="412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3099" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1477  store i32 %p_0_0_104, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6733" st_id="412" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1478  store i32 %p_1_0_104, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 210), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="6734" st_id="413" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1491  store i32 %p_0_0_105, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6735" st_id="413" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1492  store i32 %p_1_0_105, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 212), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="6736" st_id="414" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1505  store i32 %p_0_0_106, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6737" st_id="414" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1506  store i32 %p_1_0_106, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 214), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="6738" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1519  store i32 %p_0_0_107, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6739" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1520  store i32 %p_1_0_107, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 216), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="6740" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1533  store i32 %p_0_0_108, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6741" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1534  store i32 %p_1_0_108, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 218), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="6742" st_id="417" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1547  store i32 %p_0_0_109, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6743" st_id="417" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1548  store i32 %p_1_0_109, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 220), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="6744" st_id="418" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1561  store i32 %p_0_0_110, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6745" st_id="418" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1562  store i32 %p_1_0_110, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 222), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="6746" st_id="419" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1575  store i32 %p_0_0_111, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6747" st_id="419" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1576  store i32 %p_1_0_111, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 224), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="6748" st_id="420" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1589  store i32 %p_0_0_112, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6749" st_id="420" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1590  store i32 %p_1_0_112, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 226), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="6750" st_id="421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1603  store i32 %p_0_0_113, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6751" st_id="421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1604  store i32 %p_1_0_113, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 228), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="6752" st_id="422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1617  store i32 %p_0_0_114, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6753" st_id="422" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1618  store i32 %p_1_0_114, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 230), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="6754" st_id="423" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1631  store i32 %p_0_0_115, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6755" st_id="423" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1632  store i32 %p_1_0_115, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 232), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="6756" st_id="424" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1645  store i32 %p_0_0_116, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6757" st_id="424" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1646  store i32 %p_1_0_116, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 234), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="6758" st_id="425" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3281" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1659  store i32 %p_0_0_117, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6759" st_id="425" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1660  store i32 %p_1_0_117, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 236), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="6760" st_id="426" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1673  store i32 %p_0_0_118, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6761" st_id="426" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1674  store i32 %p_1_0_118, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 238), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="6762" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1687  store i32 %p_0_0_119, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6763" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1688  store i32 %p_1_0_119, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 240), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="6764" st_id="428" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1701  store i32 %p_0_0_120, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6765" st_id="428" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1702  store i32 %p_1_0_120, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 242), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="6766" st_id="429" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1715  store i32 %p_0_0_121, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6767" st_id="429" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1716  store i32 %p_1_0_121, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 244), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="6768" st_id="430" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1729  store i32 %p_0_0_122, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6769" st_id="430" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1730  store i32 %p_1_0_122, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 246), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="6770" st_id="431" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3365" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1743  store i32 %p_0_0_123, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6771" st_id="431" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1744  store i32 %p_1_0_123, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 248), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="6772" st_id="432" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3379" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1757  store i32 %p_0_0_124, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6773" st_id="432" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3380" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1758  store i32 %p_1_0_124, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 250), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="6774" st_id="433" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3393" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1771  store i32 %p_0_0_125, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6775" st_id="433" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3394" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1772  store i32 %p_1_0_125, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 252), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="6776" st_id="434" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3407" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1785  store i32 %p_0_0_126, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6777" st_id="434" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3408" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1786  store i32 %p_1_0_126, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 254), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="6778" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3421" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1799  store i32 %p_0_0_127, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6779" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3422" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1800  store i32 %p_1_0_127, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 256), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="6780" st_id="436" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3435" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1813  store i32 %p_0_0_128, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6781" st_id="436" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3436" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1814  store i32 %p_1_0_128, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 258), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="6782" st_id="437" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1827  store i32 %p_0_0_129, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6783" st_id="437" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3450" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1828  store i32 %p_1_0_129, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 260), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="6784" st_id="438" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3463" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1841  store i32 %p_0_0_130, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6785" st_id="438" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3464" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1842  store i32 %p_1_0_130, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 262), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="6786" st_id="439" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3477" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1855  store i32 %p_0_0_131, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6787" st_id="439" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3478" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1856  store i32 %p_1_0_131, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 264), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="6788" st_id="440" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3491" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1869  store i32 %p_0_0_132, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6789" st_id="440" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3492" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1870  store i32 %p_1_0_132, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 266), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="6790" st_id="441" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3505" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1883  store i32 %p_0_0_133, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6791" st_id="441" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3506" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1884  store i32 %p_1_0_133, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 268), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="6792" st_id="442" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3519" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1897  store i32 %p_0_0_134, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6793" st_id="442" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3520" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1898  store i32 %p_1_0_134, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 270), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="6794" st_id="443" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3533" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1911  store i32 %p_0_0_135, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6795" st_id="443" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3534" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1912  store i32 %p_1_0_135, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 272), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="6796" st_id="444" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3547" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1925  store i32 %p_0_0_136, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6797" st_id="444" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3548" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1926  store i32 %p_1_0_136, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 274), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="6798" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3561" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1939  store i32 %p_0_0_137, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6799" st_id="445" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3562" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1940  store i32 %p_1_0_137, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 276), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="6800" st_id="446" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3575" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1953  store i32 %p_0_0_138, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6801" st_id="446" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3576" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1954  store i32 %p_1_0_138, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 278), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="6802" st_id="447" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3589" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1967  store i32 %p_0_0_139, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6803" st_id="447" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3590" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1968  store i32 %p_1_0_139, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 280), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="6804" st_id="448" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3603" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1981  store i32 %p_0_0_140, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6805" st_id="448" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3604" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1982  store i32 %p_1_0_140, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 282), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="6806" st_id="449" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3617" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1995  store i32 %p_0_0_141, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6807" st_id="449" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3618" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:1996  store i32 %p_1_0_141, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 284), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="6808" st_id="450" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3631" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2009  store i32 %p_0_0_142, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6809" st_id="450" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3632" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2010  store i32 %p_1_0_142, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 286), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="6810" st_id="451" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3645" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2023  store i32 %p_0_0_143, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6811" st_id="451" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3646" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2024  store i32 %p_1_0_143, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 288), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="6812" st_id="452" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3659" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2037  store i32 %p_0_0_144, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6813" st_id="452" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3660" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2038  store i32 %p_1_0_144, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 290), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="6814" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3673" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2051  store i32 %p_0_0_145, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6815" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3674" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2052  store i32 %p_1_0_145, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 292), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="6816" st_id="454" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3687" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2065  store i32 %p_0_0_146, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6817" st_id="454" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3688" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2066  store i32 %p_1_0_146, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 294), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="6818" st_id="455" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3701" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2079  store i32 %p_0_0_147, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6819" st_id="455" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3702" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2080  store i32 %p_1_0_147, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 296), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="6820" st_id="456" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3715" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2093  store i32 %p_0_0_148, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6821" st_id="456" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3716" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2094  store i32 %p_1_0_148, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 298), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="6822" st_id="457" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3729" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2107  store i32 %p_0_0_149, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6823" st_id="457" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3730" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2108  store i32 %p_1_0_149, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 300), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="6824" st_id="458" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3743" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2121  store i32 %p_0_0_150, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6825" st_id="458" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3744" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2122  store i32 %p_1_0_150, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 302), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="6826" st_id="459" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3757" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2135  store i32 %p_0_0_151, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6827" st_id="459" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3758" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2136  store i32 %p_1_0_151, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 304), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="6828" st_id="460" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3771" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2149  store i32 %p_0_0_152, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6829" st_id="460" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3772" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2150  store i32 %p_1_0_152, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 306), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="6830" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3785" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2163  store i32 %p_0_0_153, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6831" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3786" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2164  store i32 %p_1_0_153, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 308), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="6832" st_id="462" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3799" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2177  store i32 %p_0_0_154, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6833" st_id="462" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3800" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2178  store i32 %p_1_0_154, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 310), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="6834" st_id="463" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3813" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2191  store i32 %p_0_0_155, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6835" st_id="463" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3814" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2192  store i32 %p_1_0_155, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 312), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="6836" st_id="464" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3827" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2205  store i32 %p_0_0_156, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6837" st_id="464" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3828" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2206  store i32 %p_1_0_156, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 314), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="6838" st_id="465" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3841" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2219  store i32 %p_0_0_157, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6839" st_id="465" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3842" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2220  store i32 %p_1_0_157, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 316), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="6840" st_id="466" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3855" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2233  store i32 %p_0_0_158, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6841" st_id="466" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3856" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2234  store i32 %p_1_0_158, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 318), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="6842" st_id="467" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3869" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2247  store i32 %p_0_0_159, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6843" st_id="467" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3870" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2248  store i32 %p_1_0_159, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 320), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="6844" st_id="468" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3883" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2261  store i32 %p_0_0_160, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6845" st_id="468" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3884" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2262  store i32 %p_1_0_160, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 322), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="6846" st_id="469" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3897" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2275  store i32 %p_0_0_161, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6847" st_id="469" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3898" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2276  store i32 %p_1_0_161, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 324), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="6848" st_id="470" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3911" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2289  store i32 %p_0_0_162, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6849" st_id="470" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3912" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2290  store i32 %p_1_0_162, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 326), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="6850" st_id="471" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3925" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2303  store i32 %p_0_0_163, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6851" st_id="471" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3926" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2304  store i32 %p_1_0_163, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 328), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="6852" st_id="472" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3939" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2317  store i32 %p_0_0_164, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6853" st_id="472" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3940" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2318  store i32 %p_1_0_164, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 330), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="6854" st_id="473" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3953" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2331  store i32 %p_0_0_165, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6855" st_id="473" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3954" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2332  store i32 %p_1_0_165, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 332), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="6856" st_id="474" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3967" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2345  store i32 %p_0_0_166, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6857" st_id="474" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3968" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2346  store i32 %p_1_0_166, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 334), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="6858" st_id="475" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3981" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2359  store i32 %p_0_0_167, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6859" st_id="475" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3982" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2360  store i32 %p_1_0_167, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 336), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="6860" st_id="476" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3995" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2373  store i32 %p_0_0_168, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6861" st_id="476" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3996" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2374  store i32 %p_1_0_168, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 338), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="6862" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4009" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2387  store i32 %p_0_0_169, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6863" st_id="477" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4010" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2388  store i32 %p_1_0_169, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 340), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="6864" st_id="478" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4023" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2401  store i32 %p_0_0_170, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6865" st_id="478" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4024" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2402  store i32 %p_1_0_170, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 342), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="6866" st_id="479" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4037" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2415  store i32 %p_0_0_171, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6867" st_id="479" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4038" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2416  store i32 %p_1_0_171, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 344), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="6868" st_id="480" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4051" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2429  store i32 %p_0_0_172, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6869" st_id="480" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4052" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2430  store i32 %p_1_0_172, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 346), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="6870" st_id="481" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4065" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2443  store i32 %p_0_0_173, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6871" st_id="481" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4066" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2444  store i32 %p_1_0_173, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 348), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="6872" st_id="482" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4079" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2457  store i32 %p_0_0_174, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6873" st_id="482" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4080" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2458  store i32 %p_1_0_174, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 350), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="6874" st_id="483" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4093" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2471  store i32 %p_0_0_175, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6875" st_id="483" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4094" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2472  store i32 %p_1_0_175, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 352), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="6876" st_id="484" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2485  store i32 %p_0_0_176, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6877" st_id="484" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2486  store i32 %p_1_0_176, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 354), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="6878" st_id="485" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2499  store i32 %p_0_0_177, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6879" st_id="485" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2500  store i32 %p_1_0_177, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 356), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="6880" st_id="486" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2513  store i32 %p_0_0_178, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6881" st_id="486" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2514  store i32 %p_1_0_178, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 358), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="6882" st_id="487" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2527  store i32 %p_0_0_179, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6883" st_id="487" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2528  store i32 %p_1_0_179, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 360), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="6884" st_id="488" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2541  store i32 %p_0_0_180, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6885" st_id="488" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2542  store i32 %p_1_0_180, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 362), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="6886" st_id="489" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2555  store i32 %p_0_0_181, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6887" st_id="489" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2556  store i32 %p_1_0_181, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 364), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="6888" st_id="490" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2569  store i32 %p_0_0_182, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6889" st_id="490" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2570  store i32 %p_1_0_182, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 366), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="6890" st_id="491" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2583  store i32 %p_0_0_183, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6891" st_id="491" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2584  store i32 %p_1_0_183, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 368), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="6892" st_id="492" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2597  store i32 %p_0_0_184, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6893" st_id="492" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2598  store i32 %p_1_0_184, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 370), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="6894" st_id="493" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4233" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2611  store i32 %p_0_0_185, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6895" st_id="493" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2612  store i32 %p_1_0_185, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 372), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="6896" st_id="494" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4247" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2625  store i32 %p_0_0_186, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6897" st_id="494" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2626  store i32 %p_1_0_186, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 374), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="6898" st_id="495" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2639  store i32 %p_0_0_187, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6899" st_id="495" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2640  store i32 %p_1_0_187, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 376), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="6900" st_id="496" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4275" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2653  store i32 %p_0_0_188, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6901" st_id="496" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2654  store i32 %p_1_0_188, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 378), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="6902" st_id="497" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2667  store i32 %p_0_0_189, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6903" st_id="497" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2668  store i32 %p_1_0_189, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 380), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="6904" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2681  store i32 %p_0_0_190, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6905" st_id="498" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2682  store i32 %p_1_0_190, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 382), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="6906" st_id="499" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2695  store i32 %p_0_0_191, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6907" st_id="499" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2696  store i32 %p_1_0_191, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 384), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="6908" st_id="500" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4331" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2709  store i32 %p_0_0_192, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6909" st_id="500" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2710  store i32 %p_1_0_192, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 386), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="6910" st_id="501" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4345" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2723  store i32 %p_0_0_193, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6911" st_id="501" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2724  store i32 %p_1_0_193, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 388), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="6912" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2737  store i32 %p_0_0_194, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6913" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2738  store i32 %p_1_0_194, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 390), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="6914" st_id="503" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4373" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2751  store i32 %p_0_0_195, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6915" st_id="503" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2752  store i32 %p_1_0_195, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 392), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="6916" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4387" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2765  store i32 %p_0_0_196, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6917" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2766  store i32 %p_1_0_196, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 394), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="6918" st_id="505" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4401" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2779  store i32 %p_0_0_197, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6919" st_id="505" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4402" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2780  store i32 %p_1_0_197, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 396), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="6920" st_id="506" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4415" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2793  store i32 %p_0_0_198, i32* getelementptr inbounds ([400 x i32]* @queueData_priority, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6921" st_id="506" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2794  store i32 %p_1_0_198, i32* getelementptr inbounds ([400 x i32]* @queueData_data, i64 0, i64 398), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6922" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
reinitialize.exit:2800  %tmp_s = add nsw i32 %size_read, -1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="6923" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4423" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
reinitialize.exit:2801  %mrv = insertvalue { i32, i32, i32 } undef, i32 %tmp_s, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="6924" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4424" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
reinitialize.exit:2802  %mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %queueData_priority_load, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="6925" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4425" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
reinitialize.exit:2803  %mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %queueData_data_load, 2

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="6926" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4426" bw="0" op_0_bw="96">
<![CDATA[
reinitialize.exit:2804  ret { i32, i32, i32 } %mrv_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
