
# List of paper for Verilog HDL

(1997) VERILOG CODING STYLES FOR IMPROVED SIMULATION ([link](EFFICIENCYhttp://www.sunburst-design.com/papers/CummingsICU1997_VerilogCodingEfficiency.pdf))

(1998) State Machine Coding Styles for Synthesis ([link](http://www.sunburst-design.com/papers/CummingsSNUG1998SJ_FSM.pdf))

(2003) Asynchronous & Synchronous Reset Design Techniques - Part Deux ([link](http://www.sunburst-design.com/papers/CummingsSNUG2003Boston_Resets.pdf))

(2005) IEEE Standard for VerilogÂ® Hardware Description Language ([link](https://www.eg.bucknell.edu/~csci320/2016-fall/wp-content/uploads/2015/08/verilog-std-1364-2005.pdf))

(2005) SystemVerilog's priority & unique - A Solution to Verilog's "full_case" & "parallel_case" Evil Twins!([link](http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf))

(2006) SystemVerilog Event Regions, Race Avoidance & Guidelines ([link](http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf))

(2008) Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog([link](http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf))

(2019) Finite State Machine (FSM) Design & Synthesis using SystemVerilog - Part I ([link](http://www.sunburst-design.com/papers/CummingsSNUG2019SV_FSM1.pdf))
