<stg><name>long_subtraction</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(half* %c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %b_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
ap_fixed_base.exit:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %a_V), !map !172

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %b_V), !map !176

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(half* %c_V), !map !180

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit:6  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @long_subtraction_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %a_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %b_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %hls_label_0, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:2  %tmp_14 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %a_V)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="112">
<![CDATA[
hls_label_0:3  %d_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i112(i16 %tmp_14, i112 0)

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:4  %tmp_15 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %b_V)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="112">
<![CDATA[
hls_label_0:5  %e_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i112(i16 %tmp_15, i112 0)

]]></Node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="129" op_0_bw="128">
<![CDATA[
hls_label_0:6  %lhs_V = sext i128 %d_V to i129

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="129" op_0_bw="128">
<![CDATA[
hls_label_0:7  %rhs_V = sext i128 %e_V to i129

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
hls_label_0:8  %ret_V = sub nsw i129 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="229" op_0_bw="129">
<![CDATA[
hls_label_0:9  %sext_ln1118 = sext i129 %ret_V to i229

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="229" op_0_bw="229" op_1_bw="229">
<![CDATA[
hls_label_0:10  %r_V = mul i229 763201709380294119597012942848, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="229" op_0_bw="229" op_1_bw="229">
<![CDATA[
hls_label_0:10  %r_V = mul i229 763201709380294119597012942848, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="117" op_0_bw="117" op_1_bw="229" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:11  %trunc_ln = call i117 @_ssdm_op_PartSelect.i117.i229.i32.i32(i229 %r_V, i32 112, i32 228)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="229" op_2_bw="32">
<![CDATA[
hls_label_0:14  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i229.i32(i229 %r_V, i32 228)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="118" op_0_bw="117">
<![CDATA[
hls_label_0:12  %sext_ln988 = sext i117 %trunc_ln to i118

]]></Node>
<StgValue><ssdm name="sext_ln988"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="117" op_1_bw="117">
<![CDATA[
hls_label_0:13  %icmp_ln982 = icmp eq i117 %trunc_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln982"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="118" op_0_bw="118" op_1_bw="118">
<![CDATA[
hls_label_0:15  %tmp_V = sub i118 0, %sext_ln988

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="118" op_0_bw="1" op_1_bw="118" op_2_bw="118">
<![CDATA[
hls_label_0:16  %tmp_V_4 = select i1 %p_Result_3, i118 %tmp_V, i118 %sext_ln988

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="54" op_1_bw="118" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:18  %tmp_8 = call i54 @_ssdm_op_PartSelect.i54.i118.i32.i32(i118 %tmp_V_4, i32 64, i32 117)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="54">
<![CDATA[
hls_label_0:19  %sext_ln1073 = sext i54 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1073"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:20  %tmp_s = call i64 @llvm.ctlz.i64(i64 %sext_ln1073, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:21  %trunc_ln1074 = trunc i64 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1074"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:22  %icmp_ln1075 = icmp eq i54 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1075"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="118">
<![CDATA[
hls_label_0:23  %x_V = trunc i118 %tmp_V_4 to i64

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
hls_label_0:24  %tmp_5 = call i64 @llvm.ctlz.i64(i64 %x_V, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:25  %trunc_ln1083 = trunc i64 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1083"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln1075" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:26  %NZeros = add nsw i32 %trunc_ln1074, %trunc_ln1083

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:27  %l = select i1 %icmp_ln1075, i32 %NZeros, i32 %trunc_ln1074

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:28  %sub_ln991 = sub nsw i32 128, %l

]]></Node>
<StgValue><ssdm name="sub_ln991"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:32  %trunc_ln994 = trunc i32 %sub_ln991 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln994"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:60  %trunc_ln990 = trunc i32 %l to i5

]]></Node>
<StgValue><ssdm name="trunc_ln990"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="118">
<![CDATA[
hls_label_0:17  %sext_ln985 = sext i118 %tmp_V_4 to i128

]]></Node>
<StgValue><ssdm name="sext_ln985"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:29  %lsb_index = add nsw i32 -11, %sub_ln991

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:30  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:31  %icmp_ln994 = icmp sgt i31 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln994"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:33  %sub_ln994 = sub i8 -116, %trunc_ln994

]]></Node>
<StgValue><ssdm name="sub_ln994"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="8">
<![CDATA[
hls_label_0:34  %zext_ln994 = zext i8 %sub_ln994 to i128

]]></Node>
<StgValue><ssdm name="zext_ln994"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_0:35  %lshr_ln994 = lshr i128 -1, %zext_ln994

]]></Node>
<StgValue><ssdm name="lshr_ln994"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_0:36  %p_Result_s = and i128 %sext_ln985, %lshr_ln994

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_0:37  %icmp_ln994_1 = icmp ne i128 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln994_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:38  %a = and i1 %icmp_ln994, %icmp_ln994_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:39  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:40  %xor_ln996 = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="xor_ln996"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
hls_label_0:41  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %sext_ln985, i32 %lsb_index)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:42  %and_ln996 = and i1 %p_Result_1, %xor_ln996

]]></Node>
<StgValue><ssdm name="and_ln996"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:43  %or_ln1008 = or i1 %and_ln996, %a

]]></Node>
<StgValue><ssdm name="or_ln1008"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
hls_label_0:44  %or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 0, i1 %or_ln1008)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %icmp_ln1001 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1001"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %add_ln1001 = add nsw i32 -12, %sub_ln991

]]></Node>
<StgValue><ssdm name="add_ln1001"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="32">
<![CDATA[
hls_label_0:47  %zext_ln1001 = zext i32 %add_ln1001 to i128

]]></Node>
<StgValue><ssdm name="zext_ln1001"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_0:48  %lshr_ln1001 = lshr i128 %sext_ln985, %zext_ln1001

]]></Node>
<StgValue><ssdm name="lshr_ln1001"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %sub_ln1001 = sub i32 12, %sub_ln991

]]></Node>
<StgValue><ssdm name="sub_ln1001"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="32">
<![CDATA[
hls_label_0:50  %zext_ln1001_1 = zext i32 %sub_ln1001 to i128

]]></Node>
<StgValue><ssdm name="zext_ln1001_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_0:51  %shl_ln1001 = shl i128 %sext_ln985, %zext_ln1001_1

]]></Node>
<StgValue><ssdm name="shl_ln1001"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="128">
<![CDATA[
hls_label_0:52  %trunc_ln1001 = trunc i128 %lshr_ln1001 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1001"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="128">
<![CDATA[
hls_label_0:53  %trunc_ln1001_1 = trunc i128 %shl_ln1001 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln1001_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:54  %m = select i1 %icmp_ln1001, i16 %trunc_ln1001, i16 %trunc_ln1001_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:55  %m_1 = add i16 %or_ln, %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:56  %m_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %m_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:58  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %m_1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:57  %m_5 = zext i15 %m_4 to i16

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:59  %select_ln1011 = select i1 %tmp_12, i5 15, i5 14

]]></Node>
<StgValue><ssdm name="select_ln1011"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:61  %sub_ln1011 = sub i5 -16, %trunc_ln990

]]></Node>
<StgValue><ssdm name="sub_ln1011"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:62  %add_ln1011 = add i5 %sub_ln1011, %select_ln1011

]]></Node>
<StgValue><ssdm name="add_ln1011"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
hls_label_0:63  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %p_Result_3, i5 %add_ln1011)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:64  %p_Result_4 = call i16 @_ssdm_op_PartSet.i16.i16.i6.i32.i32(i16 %m_5, i6 %tmp_4, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="icmp_ln982" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
hls_label_0:65  %bitcast_ln750 = bitcast i16 %p_Result_4 to half

]]></Node>
<StgValue><ssdm name="bitcast_ln750"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:66  %tmp_13 = select i1 %icmp_ln982, half 0x0, half %bitcast_ln750

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:67  call void @_ssdm_op_Write.ap_fifo.volatile.halfP(half* %c_V, half %tmp_13)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:68  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:69  br label %0

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
.critedge:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
