Jitter Estimation Report
========================

Date           : Mon Feb 24 14:27:18 2025
Libero version : 2024.1.0.3
Design         : MPFS_ICICLE_KIT_BASE_DESIGN
Family         : PolarFireSoC
Die            : MPFS250T_ES
Speed grade    : STD
Data state     : Production
All jitter values are peak-to-peak


System Jitter Calculation
-------------------------

Worst aggressor based on load:    REF_CLK_50MHz
System jitter (worst aggressor):  0.013 ns


Jitter Calculation per Clock Domain
-----------------------------------

Clock: CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV

 (1) System jitter (worst aggressor):              0.013 ns
 (2) Master Clock jitter:                          0.600 ns

     Resulting clock jitter (max of (1) and (2)):  0.600 ns


Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2

 (1) System jitter (worst aggressor):              0.013 ns
 (2) PLL jitter:                                   0.135 ns

     Resulting clock jitter (max of (1) and (2)):  0.135 ns


Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1

 (1) System jitter (worst aggressor):              0.013 ns
 (2) PLL jitter:                                   0.135 ns

     Resulting clock jitter (max of (1) and (2)):  0.135 ns


Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3

 (1) System jitter (worst aggressor):              0.013 ns
 (2) PLL jitter:                                   0.135 ns

     Resulting clock jitter (max of (1) and (2)):  0.135 ns


Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0

 (1) System jitter (worst aggressor):              0.013 ns
 (2) PLL jitter:                                   0.135 ns

     Resulting clock jitter (max of (1) and (2)):  0.135 ns


Clock: CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK

 (1) System jitter (worst aggressor):              0.013 ns
 (2) PLL jitter:                                   0.135 ns

     Resulting clock jitter (max of (1) and (2)):  0.135 ns


Clock: osc_rc160mhz

 (1) System jitter (worst aggressor):              0.013 ns
 (2) RC Oscillator jitter:                         0.600 ns

     Resulting clock jitter (max of (1) and (2)):  0.600 ns


Clock: REF_CLK_PAD_P

 (1) System jitter (worst aggressor):              0.013 ns
 (2) Input jitter:                                 0.000 ns

     Resulting clock jitter (max of (1) and (2)):  0.013 ns


Clock: REF_CLK_50MHz

 (1) System jitter (worst aggressor):              0.013 ns
 (2) Input jitter:                                 0.000 ns

     Resulting clock jitter (max of (1) and (2)):  0.013 ns


