{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698698770210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698698770216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 17:46:10 2023 " "Processing started: Mon Oct 30 17:46:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698698770216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698770216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698770217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698698782608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698698782609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/coherent_avg.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/coherent_avg.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_avg " "Found entity 1: coherent_avg" {  } { { "custom_ip/processing/coherent_avg.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/coherent_avg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref " "Found entity 1: multiplicate_ref" {  } { { "custom_ip/processing/multiplicate_ref.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794669 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref multiplicate_ref_2.v(39) " "Verilog HDL Declaration warning at multiplicate_ref_2.v(39): \"ref\" is SystemVerilog-2005 keyword" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1698698794673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref_2.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref_2 " "Found entity 1: multiplicate_ref_2" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/lockin_segmentado.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/lockin_segmentado.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_segmentado " "Found entity 1: lockin_segmentado" {  } { { "custom_ip/processing/lockin_segmentado.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794685 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "efficient_lockin.v(451) " "Verilog HDL Module Instantiation warning at efficient_lockin.v(451): ignored dangling comma in List of Port Connections" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698698794689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efficient_lockin.v 1 1 " "Found 1 design units, including 1 entities, in source file efficient_lockin.v" { { "Info" "ISGN_ENTITY_NAME" "1 efficient_lockin " "Found entity 1: efficient_lockin" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/prom_coherente_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/prom_coherente_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_coherente_pipelined " "Found entity 1: prom_coherente_pipelined" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(26) " "Verilog HDL information at timer.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/timer.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698698794705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/LFSR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/gcl.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/gcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 GCL " "Found entity 1: GCL" {  } { { "custom_ip/data_source/GCL.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/GCL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/embedded_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/embedded_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_adc " "Found entity 1: embedded_adc" {  } { { "custom_ip/data_source/embedded_adc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source_dac " "Found entity 1: data_source_dac" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_driver " "Found entity 1: dac_driver" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc2streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc2streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2streaming " "Found entity 1: adc2streaming" {  } { { "custom_ip/data_source/adc2streaming.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc2streaming.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "custom_ip/data_source/adc_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/control/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/control/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/control/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_promedio_movil.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_promedio_movil.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_promedio_movil " "Found entity 1: filtro_promedio_movil" {  } { { "custom_ip/processing/filtro_promedio_movil.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_promedio_movil.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "procesador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_irq_mapper " "Found entity 1: procesador_irq_mapper" {  } { { "procesador/synthesis/submodules/procesador_irq_mapper.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0 " "Found entity 1: procesador_mm_interconnect_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux_003 " "Found entity 1: procesador_mm_interconnect_0_rsp_mux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794887 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux_001 " "Found entity 1: procesador_mm_interconnect_0_rsp_mux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux " "Found entity 1: procesador_mm_interconnect_0_rsp_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_013 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_013" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_003 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_002 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_002" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux " "Found entity 1: procesador_mm_interconnect_0_rsp_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_013 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_013" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_002 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_002" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux_001 " "Found entity 1: procesador_mm_interconnect_0_cmd_mux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux " "Found entity 1: procesador_mm_interconnect_0_cmd_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux_003 " "Found entity 1: procesador_mm_interconnect_0_cmd_demux_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux_001 " "Found entity 1: procesador_mm_interconnect_0_cmd_demux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux " "Found entity 1: procesador_mm_interconnect_0_cmd_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794977 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794977 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794977 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794977 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698794983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "procesador/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698794994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698794996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698794996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "procesador/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "procesador/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795030 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "procesador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_017_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_017_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795045 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_017 " "Found entity 2: procesador_mm_interconnect_0_router_017" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_006_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_006_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795052 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_006 " "Found entity 2: procesador_mm_interconnect_0_router_006" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_005_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_005_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795059 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_005 " "Found entity 2: procesador_mm_interconnect_0_router_005" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_004_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_004_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795066 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_004 " "Found entity 2: procesador_mm_interconnect_0_router_004" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_003_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_003_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795073 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_003 " "Found entity 2: procesador_mm_interconnect_0_router_003" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_001_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_001_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795081 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_001 " "Found entity 2: procesador_mm_interconnect_0_router_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795088 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router " "Found entity 2: procesador_mm_interconnect_0_router" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "procesador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "procesador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_result0_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_result0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_result0_32_bit " "Found entity 1: procesador_result0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_result0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_result0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_reset " "Found entity 1: procesador_reset" {  } { { "procesador/synthesis/submodules/procesador_reset.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_program_memory " "Found entity 1: procesador_program_memory" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698698795161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795173 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer procesador/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"procesador/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1698698795179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_pll " "Found entity 1: procesador_pll" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/slave_template.v 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/slave_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_template " "Found entity 1: slave_template" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795195 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_with_bytelanes " "Found entity 2: register_with_bytelanes" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/interrupt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/interrupt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Found entity 1: interrupt_logic" {  } { { "procesador/synthesis/submodules/interrupt_logic.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/interrupt_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0 " "Found entity 1: procesador_nios2_gen2_0" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: procesador_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: procesador_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: procesador_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: procesador_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "5 procesador_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: procesador_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "6 procesador_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: procesador_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "7 procesador_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: procesador_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "8 procesador_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: procesador_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "9 procesador_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: procesador_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "10 procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "11 procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "12 procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "13 procesador_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: procesador_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "14 procesador_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: procesador_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "15 procesador_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: procesador_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "16 procesador_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: procesador_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "17 procesador_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: procesador_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "18 procesador_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: procesador_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "19 procesador_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: procesador_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "20 procesador_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: procesador_nios2_gen2_0_cpu_nios2_oci" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""} { "Info" "ISGN_ENTITY_NAME" "21 procesador_nios2_gen2_0_cpu " "Found entity 21: procesador_nios2_gen2_0_cpu" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: procesador_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_nios2_gen2_0_cpu_test_bench " "Found entity 1: procesador_nios2_gen2_0_cpu_test_bench" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file procesador/synthesis/submodules/procesador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_jtag_uart_0_sim_scfifo_w " "Found entity 1: procesador_jtag_uart_0_sim_scfifo_w" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795313 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_jtag_uart_0_scfifo_w " "Found entity 2: procesador_jtag_uart_0_scfifo_w" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795313 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_jtag_uart_0_sim_scfifo_r " "Found entity 3: procesador_jtag_uart_0_sim_scfifo_r" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795313 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_jtag_uart_0_scfifo_r " "Found entity 4: procesador_jtag_uart_0_scfifo_r" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795313 ""} { "Info" "ISGN_ENTITY_NAME" "5 procesador_jtag_uart_0 " "Found entity 5: procesador_jtag_uart_0" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0 " "Found entity 1: procesador_hps_0" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io " "Found entity 1: procesador_hps_0_hps_io" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io_border " "Found entity 1: procesador_hps_0_hps_io_border" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_fpga_interfaces " "Found entity 1: procesador_hps_0_fpga_interfaces" {  } { { "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_finalizacion.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_finalizacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_finalizacion " "Found entity 1: procesador_finalizacion" {  } { { "procesador/synthesis/submodules/procesador_finalizacion.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_finalizacion.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_fifo0_32_bit.v 4 4 " "Found 4 design units, including 4 entities, in source file procesador/synthesis/submodules/procesador_fifo0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_fifo0_32_bit_single_clock_fifo " "Found entity 1: procesador_fifo0_32_bit_single_clock_fifo" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795537 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_fifo0_32_bit_scfifo_with_controls " "Found entity 2: procesador_fifo0_32_bit_scfifo_with_controls" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795537 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_fifo0_32_bit_map_avalonst_to_avalonmm " "Found entity 3: procesador_fifo0_32_bit_map_avalonst_to_avalonmm" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795537 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_fifo0_32_bit " "Found entity 4: procesador_fifo0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_enable " "Found entity 1: procesador_enable" {  } { { "procesador/synthesis/submodules/procesador_enable.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_enable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_divisor_clock " "Found entity 1: procesador_divisor_clock" {  } { { "procesador/synthesis/submodules/procesador_divisor_clock.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_divisor_clock.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795564 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "data_in.v(101) " "Verilog HDL Module Instantiation warning at data_in.v(101): ignored dangling comma in List of Port Connections" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1698698795567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/referencias.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/referencias.v" { { "Info" "ISGN_ENTITY_NAME" "1 referencias " "Found entity 1: referencias" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR_filter.v(61) " "Verilog HDL information at FIR_filter.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/FIR_filter.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698698795598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/FIR_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_cali.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_cali.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_CALI " "Found entity 1: signal_processing_CALI" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_li.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_li.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_LI " "Found entity 1: signal_processing_LI" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_ma.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_ma " "Found entity 1: filtro_ma" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698795637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698795637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698795638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "efficient_lockin " "Elaborating entity \"efficient_lockin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698698796379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 efficient_lockin.v(99) " "Verilog HDL assignment warning at efficient_lockin.v(99): truncated value with size 32 to match size of target (1)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698796381 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1 efficient_lockin.v(131) " "Verilog HDL Always Construct warning at efficient_lockin.v(131): variable \"data_procesada1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 efficient_lockin.v(131) " "Verilog HDL assignment warning at efficient_lockin.v(131): truncated value with size 64 to match size of target (32)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1_valid efficient_lockin.v(132) " "Verilog HDL Always Construct warning at efficient_lockin.v(132): variable \"data_procesada1_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_adc_hs efficient_lockin.v(178) " "Verilog HDL Always Construct warning at efficient_lockin.v(178): variable \"data_adc_hs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_adc_valid efficient_lockin.v(179) " "Verilog HDL Always Construct warning at efficient_lockin.v(179): variable \"data_adc_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_promc efficient_lockin.v(253) " "Verilog HDL Always Construct warning at efficient_lockin.v(253): variable \"data_promc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_promc_valid efficient_lockin.v(254) " "Verilog HDL Always Construct warning at efficient_lockin.v(254): variable \"data_promc_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1 efficient_lockin.v(293) " "Verilog HDL Always Construct warning at efficient_lockin.v(293): variable \"data_procesada1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada1_valid efficient_lockin.v(294) " "Verilog HDL Always Construct warning at efficient_lockin.v(294): variable \"data_procesada1_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796382 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada2 efficient_lockin.v(349) " "Verilog HDL Always Construct warning at efficient_lockin.v(349): variable \"data_procesada2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796383 "|efficient_lockin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_procesada2_valid efficient_lockin.v(350) " "Verilog HDL Always Construct warning at efficient_lockin.v(350): variable \"data_procesada2_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698698796383 "|efficient_lockin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:nios " "Elaborating entity \"control\" for hierarchy \"control:nios\"" {  } { { "efficient_lockin.v" "nios" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador control:nios\|procesador:nios2 " "Elaborating entity \"procesador\" for hierarchy \"control:nios\|procesador:nios2\"" {  } { { "control.v" "nios2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_divisor_clock control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock " "Elaborating entity \"procesador_divisor_clock\" for hierarchy \"control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock\"" {  } { { "procesador/synthesis/procesador.v" "divisor_clock" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_enable control:nios\|procesador:nios2\|procesador_enable:enable " "Elaborating entity \"procesador_enable\" for hierarchy \"control:nios\|procesador:nios2\|procesador_enable:enable\"" {  } { { "procesador/synthesis/procesador.v" "enable" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit " "Elaborating entity \"procesador_fifo0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "fifo0_32_bit" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_scfifo_with_controls control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"procesador_fifo0_32_bit_scfifo_with_controls\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo_with_controls" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_single_clock_fifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo " "Elaborating entity \"procesador_fifo0_32_bit_single_clock_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "single_clock_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698796991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698797001 ""}  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698797001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p6a1 " "Found entity 1: scfifo_p6a1" {  } { { "db/scfifo_p6a1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_p6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p6a1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated " "Elaborating entity \"scfifo_p6a1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0da1 " "Found entity 1: a_dpfifo_0da1" {  } { { "db/a_dpfifo_0da1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0da1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo " "Elaborating entity \"a_dpfifo_0da1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\"" {  } { { "db/scfifo_p6a1.tdf" "dpfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_p6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_0da1.tdf" "fifo_state" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3t1 " "Found entity 1: altsyncram_s3t1" {  } { { "db/altsyncram_s3t1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_s3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3t1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram " "Elaborating entity \"altsyncram_s3t1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|altsyncram_s3t1:FIFOram\"" {  } { { "db/a_dpfifo_0da1.tdf" "FIFOram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698797435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698797435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p6a1:auto_generated\|a_dpfifo_0da1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0da1.tdf" "rd_ptr_count" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_0da1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_map_avalonst_to_avalonmm control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"procesador_fifo0_32_bit_map_avalonst_to_avalonmm\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698797515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_finalizacion control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion " "Elaborating entity \"procesador_finalizacion\" for hierarchy \"control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion\"" {  } { { "procesador/synthesis/procesador.v" "finalizacion" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0 " "Elaborating entity \"procesador_hps_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\"" {  } { { "procesador/synthesis/procesador.v" "hps_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_fpga_interfaces control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"procesador_hps_0_fpga_interfaces\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "fpga_interfaces" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io " "Elaborating entity \"procesador_hps_0_hps_io\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "hps_io" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io_border control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border " "Elaborating entity \"procesador_hps_0_hps_io_border\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "border" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698799475 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698799476 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799497 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698799499 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799548 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1698698799550 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698799551 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698799556 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698799556 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698799632 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698799632 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799653 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698799658 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698799972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698800244 ""}  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698800244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698800330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698800330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800849 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1698698800850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698800876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800908 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800909 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800909 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800909 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800909 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698800909 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"procesador_jtag_uart_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\"" {  } { { "procesador/synthesis/procesador.v" "jtag_uart_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0_scfifo_w control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w " "Elaborating entity \"procesador_jtag_uart_0_scfifo_w\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "the_procesador_jtag_uart_0_scfifo_w" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "wfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698801667 ""}  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698801667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698801759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698801759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698801800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698801800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698801845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698801845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698801934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698801934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698801952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698802022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698802022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698802037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698802104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698802104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_w:the_procesador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698802119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_jtag_uart_0_scfifo_r control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r " "Elaborating entity \"procesador_jtag_uart_0_scfifo_r\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|procesador_jtag_uart_0_scfifo_r:the_procesador_jtag_uart_0_scfifo_r\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "the_procesador_jtag_uart_0_scfifo_r" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698802185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "procesador_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698802619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698802645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698802645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698802645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698802645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698802645 ""}  } { { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698802645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:procesador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "procesador/synthesis/submodules/procesador_jtag_uart_0.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"procesador_nios2_gen2_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\"" {  } { { "procesador/synthesis/procesador.v" "nios2_gen2_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu " "Elaborating entity \"procesador_nios2_gen2_0_cpu\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0.v" "cpu" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_test_bench control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_test_bench:the_procesador_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"procesador_nios2_gen2_0_cpu_test_bench\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_test_bench:the_procesador_nios2_gen2_0_cpu_test_bench\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_register_bank_a_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"procesador_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698803666 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698803666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698803771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698803771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_a_module:procesador_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_register_bank_b_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"procesador_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_register_bank_b_module:procesador_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_debug control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698803995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_debug:the_procesador_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_break control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_break:the_procesador_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_xbrk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_xbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_xbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_dbrk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dbrk:the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_itrace control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_itrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_itrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_dtrace control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_td_mode control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\|procesador_nios2_gen2_0_cpu_nios2_oci_td_mode:procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_dtrace:the_procesador_nios2_gen2_0_cpu_nios2_oci_dtrace\|procesador_nios2_gen2_0_cpu_nios2_oci_td_mode:procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo\|procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_pib control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_pib:the_procesador_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_pib:the_procesador_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_oci_im control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_im:the_procesador_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_oci_im:the_procesador_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_avalon_reg control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_avalon_reg:the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_nios2_ocimem control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"procesador_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_ociram_sp_ram_module control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"procesador_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "procesador_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698804646 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698804646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698804752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698804752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_wrapper control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_tck control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_tck:the_procesador_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_nios2_gen2_0_cpu_debug_slave_sysclk control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"procesador_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|procesador_nios2_gen2_0_cpu_debug_slave_sysclk:the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_procesador_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698804934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "procesador_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698805065 ""}  } { { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698805065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_debug_slave_wrapper:the_procesador_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:procesador_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_template control:nios\|procesador:nios2\|slave_template:parameters " "Elaborating entity \"slave_template\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\"" {  } { { "procesador/synthesis/procesador.v" "parameters" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_mask_reg_en slave_template.v(249) " "Verilog HDL or VHDL warning at slave_template.v(249): object \"irq_mask_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698805520 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_capture_reg_en slave_template.v(250) " "Verilog HDL or VHDL warning at slave_template.v(250): object \"edge_capture_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698805520 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(629) " "Verilog HDL Case Statement information at slave_template.v(629): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805529 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(635) " "Verilog HDL Case Statement information at slave_template.v(635): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 635 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805530 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(641) " "Verilog HDL Case Statement information at slave_template.v(641): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 641 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805530 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(647) " "Verilog HDL Case Statement information at slave_template.v(647): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 647 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805530 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(657) " "Verilog HDL Case Statement information at slave_template.v(657): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 657 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805531 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(679) " "Verilog HDL Case Statement information at slave_template.v(679): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 679 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805532 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(685) " "Verilog HDL Case Statement information at slave_template.v(685): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 685 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805532 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(691) " "Verilog HDL Case Statement information at slave_template.v(691): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 691 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805532 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(697) " "Verilog HDL Case Statement information at slave_template.v(697): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 697 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805533 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(707) " "Verilog HDL Case Statement information at slave_template.v(707): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 707 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698698805533 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_with_bytelanes control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0 " "Elaborating entity \"register_with_bytelanes\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0\"" {  } { { "procesador/synthesis/submodules/slave_template.v" "register_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698805660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_pll control:nios\|procesador:nios2\|procesador_pll:pll " "Elaborating entity \"procesador_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\"" {  } { { "procesador/synthesis/procesador.v" "pll" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "altera_pll_i" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806340 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806354 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806355 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806355 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1698698806358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 7 " "Parameter \"m_cnt_hi_div\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 6 " "Parameter \"m_cnt_lo_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 1 " "Parameter \"n_cnt_hi_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 1 " "Parameter \"n_cnt_lo_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 325.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"325.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698806372 ""}  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698806372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806706 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806717 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806719 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806719 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698806719 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\"" {  } { { "procesador/synthesis/procesador.v" "pll_reconfigurar" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698806843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698806846 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698698806943 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698698806943 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_program_memory control:nios\|procesador:nios2\|procesador_program_memory:program_memory " "Elaborating entity \"procesador_program_memory\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\"" {  } { { "procesador/synthesis/procesador.v" "program_memory" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "the_altsyncram" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\"" {  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file procesador_program_memory.hex " "Parameter \"init_file\" = \"procesador_program_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 37500 " "Parameter \"maximum_depth\" = \"37500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 37500 " "Parameter \"numwords_a\" = \"37500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698807520 ""}  } { { "procesador/synthesis/submodules/procesador_program_memory.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_program_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698807520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmn1 " "Found entity 1: altsyncram_kmn1" {  } { { "db/altsyncram_kmn1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698807633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698807633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmn1 control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated " "Elaborating entity \"altsyncram_kmn1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698807640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698808985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698808985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_kmn1.tdf" "decode3" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698808996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698809072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698809072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_program_memory:program_memory\|altsyncram:the_altsyncram\|altsyncram_kmn1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_kmn1.tdf" "mux2" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_kmn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698809083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_reset control:nios\|procesador:nios2\|procesador_reset:reset " "Elaborating entity \"procesador_reset\" for hierarchy \"control:nios\|procesador:nios2\|procesador_reset:reset\"" {  } { { "procesador/synthesis/procesador.v" "reset" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698810237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_result0_32_bit control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit " "Elaborating entity \"procesador_result0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "result0_32_bit" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698810256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"procesador_mm_interconnect_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "procesador/synthesis/procesador.v" "mm_interconnect_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698810316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo0_64_bit_up_out_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "fifo0_64_bit_up_out_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698811972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_s0_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:program_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:program_memory_s1_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "program_memory_s1_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:divisor_clock_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:divisor_clock_s1_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "divisor_clock_s1_translator" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_agent_rsp_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 6226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_s0_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_s0_agent_rdata_fifo" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 6267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698812797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router " "Elaborating entity \"procesador_mm_interconnect_0_router\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"procesador_mm_interconnect_0_router_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_001_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\|procesador_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_001_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_001:router_001\|procesador_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"procesador_mm_interconnect_0_router_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_003_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\|procesador_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_003_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_003:router_003\|procesador_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_004 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"procesador_mm_interconnect_0_router_004\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_004" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_004_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\|procesador_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_004_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_004:router_004\|procesador_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_005 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"procesador_mm_interconnect_0_router_005\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_005" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_005_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\|procesador_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_005_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_005:router_005\|procesador_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_006 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"procesador_mm_interconnect_0_router_006\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_006" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_006_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\|procesador_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_006_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_006:router_006\|procesador_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_017 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"procesador_mm_interconnect_0_router_017\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_017" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_017_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\|procesador_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_017_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_017:router_017\|procesador_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_017.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698813977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_burst_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698814295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_002 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_002\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698817878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux_013 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux_013\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux_013.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_002 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_002\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_013 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_013\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 11781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698818839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux_003 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux_003\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "crosser" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 12569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698819856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 13992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_irq_mapper control:nios\|procesador:nios2\|procesador_irq_mapper:irq_mapper " "Elaborating entity \"procesador_irq_mapper\" for hierarchy \"control:nios\|procesador:nios2\|procesador_irq_mapper:irq_mapper\"" {  } { { "procesador/synthesis/procesador.v" "irq_mapper" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_001" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_002" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_003\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_003" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider control:nios\|Clock_divider:clk_div " "Elaborating entity \"Clock_divider\" for hierarchy \"control:nios\|Clock_divider:clk_div\"" {  } { { "control.v" "clk_div" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:data " "Elaborating entity \"data_in\" for hierarchy \"data_in:data\"" {  } { { "efficient_lockin.v" "data" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821760 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OSC_SMA_ADC4 data_in.v(45) " "Output port \"OSC_SMA_ADC4\" at data_in.v(45) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698821763 "|efficient_lockin|data_in:data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_DAC4 data_in.v(47) " "Output port \"SMA_DAC4\" at data_in.v(47) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698698821763 "|efficient_lockin|data_in:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source data_in:data\|data_source:data_sim " "Elaborating entity \"data_source\" for hierarchy \"data_in:data\|data_source:data_sim\"" {  } { { "data_in.v" "data_sim" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 data_source.v(49) " "Verilog HDL assignment warning at data_source.v(49): truncated value with size 25 to match size of target (24)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698821784 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(107) " "Verilog HDL assignment warning at data_source.v(107): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698821853 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(131) " "Verilog HDL assignment warning at data_source.v(131): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698821855 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(93) " "Net \"buffer.data_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698821900 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(93) " "Net \"buffer.waddr_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698821900 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(93) " "Net \"buffer.we_a\" at data_source.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698821900 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr " "Elaborating entity \"LFSR\" for hierarchy \"data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_lfsr" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(49) " "Verilog HDL assignment warning at LFSR.v(49): truncated value with size 32 to match size of target (8)" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/LFSR.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698821952 "|efficient_lockin|data_in:data|data_source:data_sim|LFSR:ruido_lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCL data_in:data\|data_source:data_sim\|GCL:ruido_GCL " "Elaborating entity \"GCL\" for hierarchy \"data_in:data\|data_source:data_sim\|GCL:ruido_GCL\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_GCL" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_driver data_in:data\|dac_driver:dac_HS " "Elaborating entity \"dac_driver\" for hierarchy \"data_in:data\|dac_driver:dac_HS\"" {  } { { "data_in.v" "dac_HS" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698821998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(97) " "Verilog HDL assignment warning at dac_driver.v(97): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822000 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(136) " "Verilog HDL assignment warning at dac_driver.v(136): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822000 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(137) " "Verilog HDL assignment warning at dac_driver.v(137): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822000 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dac_driver.v(158) " "Verilog HDL assignment warning at dac_driver.v(158): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822001 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source_dac data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s " "Elaborating entity \"data_source_dac\" for hierarchy \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\"" {  } { { "custom_ip/data_source/dac_driver.v" "data_s" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(24) " "Verilog HDL assignment warning at data_source_dac.v(24): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822021 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(65) " "Verilog HDL assignment warning at data_source_dac.v(65): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822112 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(69) " "Verilog HDL assignment warning at data_source_dac.v(69): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822112 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(70) " "Verilog HDL assignment warning at data_source_dac.v(70): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822112 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source_dac.v(29) " "Net \"buffer.data_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822130 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source_dac.v(29) " "Net \"buffer.waddr_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822130 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source_dac.v(29) " "Net \"buffer.we_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822131 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_driver data_in:data\|adc_driver:adc_HS " "Elaborating entity \"adc_driver\" for hierarchy \"data_in:data\|adc_driver:adc_HS\"" {  } { { "data_in.v" "adc_HS" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_adc data_in:data\|embedded_adc:adc_2308 " "Elaborating entity \"embedded_adc\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\"" {  } { { "data_in.v" "adc_2308" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer data_in:data\|embedded_adc:adc_2308\|timer:timer_adc " "Elaborating entity \"timer\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|timer:timer_adc\"" {  } { { "custom_ip/data_source/embedded_adc.v" "timer_adc" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc_ltc2308_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(89) " "Verilog HDL assignment warning at adc_ltc2308.v(89): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822236 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822237 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(133) " "Verilog HDL assignment warning at adc_ltc2308.v(133): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822238 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822239 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(198) " "Verilog HDL assignment warning at adc_ltc2308.v(198): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822239 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2streaming data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst " "Elaborating entity \"adc2streaming\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc2streaming_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_CALI signal_processing_CALI:signal_processing_CALI_inst " "Elaborating entity \"signal_processing_CALI\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_CALI_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822295 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822295 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822296 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822296 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822296 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822296 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_CALI.v(80) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(80): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822297 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822297 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822297 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822297 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822297 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822298 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822298 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822298 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822298 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_CALI.v(81) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(81): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822299 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822300 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822300 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822300 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822300 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822300 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_CALI.v(82) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(82): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822301 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822301 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822301 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_CALI.v(83) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(83): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822301 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(135) " "Verilog HDL assignment warning at signal_processing_CALI.v(135): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822307 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(136) " "Verilog HDL assignment warning at signal_processing_CALI.v(136): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822307 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(137) " "Verilog HDL assignment warning at signal_processing_CALI.v(137): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822307 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 signal_processing_CALI.v(148) " "Verilog HDL assignment warning at signal_processing_CALI.v(148): truncated value with size 64 to match size of target (32)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822310 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_coherente_pipelined signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC " "Elaborating entity \"prom_coherente_pipelined\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "promC" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 prom_coherente_pipelined.v(46) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(46): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822369 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(73) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(73): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822370 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(86) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(86): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822371 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined.v(110) " "Verilog HDL assignment warning at prom_coherente_pipelined.v(110): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822371 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined:promC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_segmentado signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in " "Elaborating entity \"lockin_segmentado\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "lock_in" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicate_ref_2 signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador " "Elaborating entity \"multiplicate_ref_2\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "multiplicador" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencias signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref " "Elaborating entity \"referencias\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(28) " "Verilog HDL assignment warning at referencias.v(28): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822494 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(32) " "Verilog HDL assignment warning at referencias.v(32): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822495 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 referencias.v(40) " "Net \"ref_sen.data_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822568 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 referencias.v(40) " "Net \"ref_sen.waddr_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 referencias.v(41) " "Net \"ref_cos.data_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 referencias.v(41) " "Net \"ref_cos.waddr_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 referencias.v(40) " "Net \"ref_sen.we_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 referencias.v(41) " "Net \"ref_cos.we_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698698822569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase " "Elaborating entity \"multiplicador\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "prod_fase" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(24) " "Verilog HDL assignment warning at multiplicador.v(24): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822621 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|multiplicador:prod_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtro_ma signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma:filtro_fase " "Elaborating entity \"filtro_ma\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma:filtro_fase\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_fase" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 filtro_ma.v(34) " "Verilog HDL assignment warning at filtro_ma.v(34): truncated value with size 16 to match size of target (8)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822654 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma.v(42) " "Verilog HDL assignment warning at filtro_ma.v(42): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822655 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma.v(66) " "Verilog HDL assignment warning at filtro_ma.v(66): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/filtro_ma.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822655 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma:filtro_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_LI signal_processing_LI:signal_processing_LI_inst " "Elaborating entity \"signal_processing_LI\" for hierarchy \"signal_processing_LI:signal_processing_LI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_LI_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698822698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_2_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_2_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822700 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822700 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822700 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822700 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_LI.v(77) " "Verilog HDL or VHDL warning at signal_processing_LI.v(77): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822701 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_LI.v(78) " "Verilog HDL or VHDL warning at signal_processing_LI.v(78): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822702 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_LI.v(79) " "Verilog HDL or VHDL warning at signal_processing_LI.v(79): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_LI.v(80) " "Verilog HDL or VHDL warning at signal_processing_LI.v(80): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698698822703 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(132) " "Verilog HDL assignment warning at signal_processing_LI.v(132): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822708 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(133) " "Verilog HDL assignment warning at signal_processing_LI.v(133): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822708 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 signal_processing_LI.v(145) " "Verilog HDL assignment warning at signal_processing_LI.v(145): truncated value with size 64 to match size of target (32)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698698822708 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "pts_x_ciclo ref 16 32 " "Port \"pts_x_ciclo\" on the entity instantiation of \"ref\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1698698828566 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[15\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698698828582 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[14\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698698828582 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[13\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698698828582 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[12\]" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698698828582 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698698828582 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698698829980 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698698831652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.30.17:47:18 Progress: Loading sld89a1acb2/alt_sld_fab_wrapper_hw.tcl " "2023.10.30.17:47:18 Progress: Loading sld89a1acb2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698838192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698841642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698841897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698844581 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698698846404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89a1acb2/alt_sld_fab.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698846711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698846711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698846828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698846828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698846848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698846848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698846934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698846934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698847062 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698847062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698847062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/ip/sld89a1acb2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698847174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698847174 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/procesador.v" 768 0 0 } } { "control.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 451 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698851094 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698698851094 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698698851094 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:nios\|Clock_divider:clk_div\|clock_out " "Found clock multiplexer control:nios\|Clock_divider:clk_div\|clock_out" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/control/clock_divider.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1698698852143 "|efficient_lockin|control:nios|Clock_divider:clk_div|clock_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1698698852143 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698698855948 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698698855949 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698698855951 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698698855951 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698698855951 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698698855951 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698698855951 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871563 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698871563 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871624 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698871624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871650 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698871650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871713 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698871713 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871803 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698871803 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698871860 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698871860 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698871935 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698871935 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872000 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872000 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872076 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698872076 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872134 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872221 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698872221 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872281 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872281 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872371 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698872371 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872431 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872431 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872506 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698872506 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872569 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872569 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1698698872660 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1698698872660 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1698698872720 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1698698872720 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter INIT_FILE set to db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698698873676 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698698873676 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698698873676 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698873681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0\"" {  } { { "custom_ip/processing/referencias.v" "Div0" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698873681 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698698873681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698873727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873727 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698873727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psg1 " "Found entity 1: altsyncram_psg1" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698873817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698873817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698873985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined:promC\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698873985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698873985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acn1 " "Found entity 1: altsyncram_acn1" {  } { { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_acn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698874074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698874074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698874267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698874268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698874268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698874268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698698874268 ""}  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698698874268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698874347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698874347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698874395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698874395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698698874466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698874466 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "55 " "55 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698698875277 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698875561 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/db/altsyncram_psg1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/data_in.v" 141 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698875561 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698698875561 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698698875561 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1698698883205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1698698883205 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1698698896890 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1698698896890 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698900947 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698698900947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSC_SMA_ADC4 GND " "Pin \"OSC_SMA_ADC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|OSC_SMA_ADC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON VCC " "Pin \"POWER_ON\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|POWER_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_DAC4 GND " "Pin \"SMA_DAC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|SMA_DAC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698698900948 "|efficient_lockin|HPS_DDR3_DM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698698900948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698901980 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1906 " "1906 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698698915912 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698698916007 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1698698916007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "procesador_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"procesador_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698698916711 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917023 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917023 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917026 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917026 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917029 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917029 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917032 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917032 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917034 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917034 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698698917035 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698698917035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.map.smsg " "Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698698921089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "25 0 0 0 0 " "Adding 25 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698699077774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698699077774 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698699079802 "|efficient_lockin|ADC_OTR_B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698699079802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22472 " "Implemented 22472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21485 " "Implemented 21485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_RAMS" "542 " "Implemented 542 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1698699079868 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698699079868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698699079868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 981 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 981 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5462 " "Peak virtual memory: 5462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698699080150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 17:51:20 2023 " "Processing ended: Mon Oct 30 17:51:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698699080150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:10 " "Elapsed time: 00:05:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698699080150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:16 " "Total CPU time (on all processors): 00:06:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698699080150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698699080150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698699085103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698699085112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 17:51:21 2023 " "Processing started: Mon Oct 30 17:51:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698699085112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698699085112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_fit --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698699085112 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1698699085266 ""}
{ "Info" "0" "" "Project  = efficient_lockin" {  } {  } 0 0 "Project  = efficient_lockin" 0 0 "Fitter" 0 0 1698699085267 ""}
{ "Info" "0" "" "Revision = signal_processing_template" {  } {  } 0 0 "Revision = signal_processing_template" 0 0 "Fitter" 0 0 1698699085267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698699085776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698699085777 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "signal_processing_template 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"signal_processing_template\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698699085995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698699086047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698699086047 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698699086817 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698699086847 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698699092752 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698699093472 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "77 157 " "No exact pin location assignment(s) for 77 pins of 157 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698699094051 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1698699094084 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1698699094084 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698699110804 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698699113693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 35 global CLKCTRL_G3 " "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 35 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698699113693 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698699113693 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 6272 global CLKCTRL_G12 " "clk~inputCLKENA0 with 6272 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698699113693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "control:nios\|Clock_divider:clk_div\|clock_out~CLKENA0 4962 global CLKCTRL_G2 " "control:nios\|Clock_divider:clk_div\|clock_out~CLKENA0 with 4962 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1698699113693 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698699113693 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 3440 global CLKCTRL_G1 " "control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 3440 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1698699113693 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698699113693 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698699113693 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699113695 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698699119182 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699119214 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698699119214 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698699119351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 4 clk_custom register " "Ignored filter at timing.sdc(4): clk_custom could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_CUSTOM -period 15.000ns \[get_registers \{clk_custom\}\] " "create_clock -name CLK_CUSTOM -period 15.000ns \[get_registers \{clk_custom\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119354 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119354 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698699119357 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698699119357 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698699119357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698699119358 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "update_timing_netlist " "Command \"update_timing_netlist\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1698699119358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 17 signal_processing:signal_processing_inst\|parameter_0_reg\[*\] register " "Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst\|parameter_0_reg\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 17 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\] register " "Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119360 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(17): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 18 signal_processing:signal_processing_inst\|parameter_1_reg\[*\] register " "Ignored filter at timing.sdc(18): signal_processing:signal_processing_inst\|parameter_1_reg\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119361 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(18): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 20 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\] register " "Ignored filter at timing.sdc(20): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119362 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(20): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119362 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 24 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\] register " "Ignored filter at timing.sdc(24): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119363 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 25 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\] register " "Ignored filter at timing.sdc(25): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119364 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119364 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'procesador/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698699119364 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698699119404 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698699119409 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'procesador/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698699119420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698699119430 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119923 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119923 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119923 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119923 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119924 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1698699119925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119942 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698699119945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699119945 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698699119945 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~3 KEY\[0\] " "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~3 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698699120050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698699120050 "|efficient_lockin|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699120085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698699120085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698699120502 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698699120502 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699120511 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698699120511 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698699120513 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "  15.384 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.076 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   3.076 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698699120513 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698699120513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698699121365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698699121366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698699121373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698699121405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698699121478 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698699121544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698699121561 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698699121592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698699124839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698699124873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "747 DSP block " "Packed 747 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698699124873 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "520 " "Created 520 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1698699124873 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698699124873 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "watch " "Node \"watch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "watch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1698699125971 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698699125971 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699125973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698699133993 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698699139041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:16 " "Fitter placement preparation operations ending: elapsed time is 00:01:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699210150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698699275701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698699318965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699318965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698699325849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.7% " "3e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1698699362613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698699367853 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698699367853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698699395041 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698699395041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699395046 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 63.98 " "Total time spent on timing analysis during the Fitter is 63.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698699419363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698699419682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698699434997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698699435010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698699449442 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:03 " "Fitter post-fit operations ending: elapsed time is 00:01:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698699482061 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698699483261 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "30 " "Following 30 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698699483433 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698699483433 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "efficient_lockin.v" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/efficient_lockin.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/" { { 0 { 0 ""} 0 1373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1698699483434 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1698699483434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.fit.smsg " "Generated suppressed messages file C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/output_files/signal_processing_template.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698699484868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 99 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7251 " "Peak virtual memory: 7251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698699491195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 17:58:11 2023 " "Processing ended: Mon Oct 30 17:58:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698699491195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:50 " "Elapsed time: 00:06:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698699491195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:23 " "Total CPU time (on all processors): 00:12:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698699491195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698699491195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698699492892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698699492899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 17:58:12 2023 " "Processing started: Mon Oct 30 17:58:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698699492899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698699492899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_asm --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698699492899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698699498968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698699512308 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1698699514085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698699514394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 17:58:34 2023 " "Processing ended: Mon Oct 30 17:58:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698699514394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698699514394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698699514394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698699514394 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698699515278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698699518844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698699518851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 17:58:35 2023 " "Processing started: Mon Oct 30 17:58:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698699518851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699518851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta efficient_lockin -c signal_processing_template " "Command: quartus_sta efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699518851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699519013 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523427 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523427 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523428 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523428 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523430 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523430 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523432 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523433 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523433 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523435 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523437 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523437 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523438 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523438 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698699523440 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699523916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699525263 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698699526056 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526056 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 4 clk_custom register " "Ignored filter at timing.sdc(4): clk_custom could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_CUSTOM -period 15.000ns \[get_registers \{clk_custom\}\] " "create_clock -name CLK_CUSTOM -period 15.000ns \[get_registers \{clk_custom\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526211 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526211 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698699526215 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698699526215 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526215 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "update_timing_netlist " "Command \"update_timing_netlist\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 17 signal_processing:signal_processing_inst\|parameter_0_reg\[*\] register " "Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst\|parameter_0_reg\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 17 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\] register " "Ignored filter at timing.sdc(17): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526217 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(17): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 18 signal_processing:signal_processing_inst\|parameter_1_reg\[*\] register " "Ignored filter at timing.sdc(18): signal_processing:signal_processing_inst\|parameter_1_reg\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526218 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(18): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 20 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\] register " "Ignored filter at timing.sdc(20): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_0_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526219 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(20): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|parameter_1_reg\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526219 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 24 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\] register " "Ignored filter at timing.sdc(24): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_fase\|ciclos_para_llenar_fifo\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526220 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 25 signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\] register " "Ignored filter at timing.sdc(25): signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\] could not be matched with a register" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\]\}\] " "set_false_path -from \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|MxN\[*\]\} \] -to \[get_registers \{signal_processing:signal_processing_inst\|filtro_promedio_movil:filtro_cuadratura\|ciclos_para_llenar_fifo\[*\]\}\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526221 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at timing.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/timing.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526221 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'procesador/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526224 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526272 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'procesador/synthesis/submodules/procesador_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526284 ""}
{ "Info" "ISTA_SDC_FOUND" "procesador/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'procesador/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526336 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699526337 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699526936 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526958 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526958 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526958 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526958 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526959 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526987 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698699526990 ""}  } { { "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699526990 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699526992 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 KEY\[0\] " "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698699527081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699527081 "|efficient_lockin|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699527129 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699527129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699527534 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699527535 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699527544 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699527544 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699527547 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699527623 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1698699529052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.157 " "Worst-case setup slack is -12.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.157            -700.617 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -12.157            -700.617 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 clock_50  " "    5.491               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.040               0.000 altera_reserved_tck  " "   12.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.227               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock_50  " "    0.242               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.062 " "Worst-case recovery slack is 3.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.062               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.062               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.041               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.659               0.000 clock_50  " "   11.659               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.009               0.000 altera_reserved_tck  " "   15.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.518 " "Worst-case removal slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 altera_reserved_tck  " "    0.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 clock_50  " "    0.741               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.891               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.454               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.454               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.871               0.000 clock_50  " "    8.871               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.749               0.000 altera_reserved_tck  " "   15.749               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699529525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529525 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 268 synchronizer chains. " "Report Metastability: Found 268 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 268 " "Number of Synchronizer Chains Found: 268" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.434 ns " "Worst Case Available Settling Time: 18.434 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699529804 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699529804 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699529977 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699530548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531423 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699531423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531514 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699531514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531559 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699531559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699531605 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699531605 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531678 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531678 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531679 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531680 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531680 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699531848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699531935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699549142 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 KEY\[0\] " "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698699550223 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699550223 "|efficient_lockin|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699550277 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699550277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699550392 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699550392 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699550402 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699550402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1698699551266 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.171 " "Worst-case setup slack is -13.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.171            -597.875 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  -13.171            -597.875 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.714               0.000 clock_50  " "    5.714               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.070               0.000 altera_reserved_tck  " "   12.070               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clock_50  " "    0.228               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.292               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 altera_reserved_tck  " "    0.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.249 " "Worst-case recovery slack is 3.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.249               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.249               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.134               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.837               0.000 clock_50  " "   11.837               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.074               0.000 altera_reserved_tck  " "   15.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 clock_50  " "    0.663               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.826               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.401               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.401               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.820               0.000 clock_50  " "    8.820               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.756               0.000 altera_reserved_tck  " "   15.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699551863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699551863 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 268 synchronizer chains. " "Report Metastability: Found 268 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 268 " "Number of Synchronizer Chains Found: 268" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.468 ns " "Worst Case Available Settling Time: 18.468 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699552124 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699552124 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699552339 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699552920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553731 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699553731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553802 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553802 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699553802 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553872 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699553872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553939 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699553939 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699553939 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554038 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699554268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699554510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699571922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 KEY\[0\] " "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698699573025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573025 "|efficient_lockin|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699573071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573174 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573174 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699573183 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.580 " "Worst-case setup slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.580               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.542               0.000 clock_50  " "   10.542               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.088               0.000 altera_reserved_tck  " "   14.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.142               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clock_50  " "    0.144               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699573958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699573958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.668 " "Worst-case recovery slack is 4.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    4.668               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.893               0.000 clock_50  " "   14.893               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.858               0.000 altera_reserved_tck  " "   15.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699574088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.221 " "Worst-case removal slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 altera_reserved_tck  " "    0.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clock_50  " "    0.446               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.490               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699574213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.633               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.633               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.791               0.000 clock_50  " "    8.791               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.724               0.000 altera_reserved_tck  " "   15.724               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699574271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699574271 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 268 synchronizer chains. " "Report Metastability: Found 268 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 268 " "Number of Synchronizer Chains Found: 268" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.984 ns " "Worst Case Available Settling Time: 18.984 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699574528 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699574528 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699574827 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699575394 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576501 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699576501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576591 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699576591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576692 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699576692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699576780 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699576780 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576898 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576898 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699576899 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699577150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 KEY\[0\] " "Latch signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698699578150 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578150 "|efficient_lockin|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios\|nios2\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0 " "From: nios\|nios2\|nios2_gen2_0\|cpu\|the_procesador_nios2_gen2_0_cpu_nios2_oci\|the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a16\|clk0  to: control:nios\|procesador:nios2\|procesador_nios2_gen2_0:nios2_gen2_0\|procesador_nios2_gen2_0_cpu:cpu\|procesador_nios2_gen2_0_cpu_nios2_oci:the_procesador_nios2_gen2_0_cpu_nios2_oci\|procesador_nios2_gen2_0_cpu_nios2_ocimem:the_procesador_nios2_gen2_0_cpu_nios2_ocimem\|procesador_nios2_gen2_0_cpu_ociram_sp_ram_module:procesador_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a16~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698699578218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578386 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578386 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1698699578395 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.346 " "Worst-case setup slack is 1.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.346               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.288               0.000 clock_50  " "   11.288               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.347               0.000 altera_reserved_tck  " "   14.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699578752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699578752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 altera_reserved_tck  " "    0.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 clock_50  " "    0.134               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.150               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699579071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.010 " "Worst-case recovery slack is 5.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.010               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    5.010               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.220               0.000 clock_50  " "   15.220               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.981               0.000 altera_reserved_tck  " "   15.981               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699579225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.195 " "Worst-case removal slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 altera_reserved_tck  " "    0.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clock_50  " "    0.360               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.446               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699579378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.538               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.603               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    6.603               0.000 nios\|nios2\|pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.784               0.000 clock_50  " "    8.784               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.754               0.000 altera_reserved_tck  " "   15.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698699579458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699579458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 268 synchronizer chains. " "Report Metastability: Found 268 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 268 " "Number of Synchronizer Chains Found: 268" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.687" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.067 ns " "Worst Case Available Settling Time: 19.067 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698699579714 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699579714 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699580140 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699580713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582061 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699582061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582173 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699582173 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582291 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699582291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:nios\|*:nios2\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698699582410 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699582410 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: nios\|nios2\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582551 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582552 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582552 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582552 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" 0 0 "TimeQuest Timing Analyzer" 0 0 1698699582552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699585609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699585632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 264 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5886 " "Peak virtual memory: 5886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698699586544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 17:59:46 2023 " "Processing ended: Mon Oct 30 17:59:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698699586544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698699586544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698699586544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699586544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698699588870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698699588876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 17:59:48 2023 " "Processing started: Mon Oct 30 17:59:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698699588876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698699588876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_eda --read_settings_files=off --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698699588876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698699596019 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1698699596733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "signal_processing_template.vo C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/simulation/modelsim/ simulation " "Generated file signal_processing_template.vo in folder \"C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698699603437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5175 " "Peak virtual memory: 5175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698699604873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 18:00:04 2023 " "Processing ended: Mon Oct 30 18:00:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698699604873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698699604873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698699604873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698699604873 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1347 s " "Quartus Prime Full Compilation was successful. 0 errors, 1347 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698699606221 ""}
