# Verilog/VHDL Projects

Verilog/SystemVerilog and VHDL Projects done through undergraduate coursework at CSUS (California State University of Sacramento) and personal practice projects.
