
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 4 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 19395546 heartbeat IPC: 0.825688 cumulative IPC: 0.485906 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 39944003 heartbeat IPC: 0.486654 cumulative IPC: 0.486405 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 60487757 heartbeat IPC: 0.486766 cumulative IPC: 0.486549 (Simulation time: 0 hr 3 min 40 sec) 
Finished CPU 0 instructions: 25000001 cycles: 51382269 cumulative IPC: 0.486549 (Simulation time: 0 hr 3 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.486549 instructions: 25000001 cycles: 51382269
cpu0_DTLB TOTAL     ACCESS:    7984211  HIT:    7955035  MISS:      29176
cpu0_DTLB LOAD      ACCESS:    7423612  HIT:    7399264  MISS:      24348
cpu0_DTLB RFO       ACCESS:     560599  HIT:     555771  MISS:       4828
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 72.7463 cycles
cpu0_ITLB TOTAL     ACCESS:    2219874  HIT:    2219874  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2219874  HIT:    2219874  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29176  HIT:      21752  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24348  HIT:      17114  MISS:       7234
cpu0_STLB RFO       ACCESS:       4828  HIT:       4638  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 249.745 cycles
cpu0_L1D TOTAL     ACCESS:    8168579  HIT:    7668327  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6777718  HIT:    6290091  MISS:     487627
cpu0_L1D RFO       ACCESS:    1383437  HIT:    1371256  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 622.656 cycles
cpu0_L2C TOTAL     ACCESS:     855246  HIT:     328349  MISS:     526897
cpu0_L2C LOAD      ACCESS:     487627  HIT:     187904  MISS:     299723
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     342627  HIT:     127650  MISS:     214977
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        428  MISS:         16
cpu0_L2C PREFETCH  REQUESTED:     549735  ISSUED:     516052  USEFUL:     182622  USELESS:      32156
cpu0_L2C AVERAGE MISS LATENCY: 906.585 cycles
LLC TOTAL     ACCESS:     659830  HIT:     130319  MISS:     529511
LLC LOAD      ACCESS:     299723  HIT:      43803  MISS:     255920
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     335693  HIT:      74301  MISS:     261392
LLC WRITEBACK ACCESS:      12217  HIT:      12214  MISS:          3
LLC TRANSLATION ACCESS:         16  HIT:          1  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1364.81 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      28568  ROW_BUFFER_MISS:     500940
 DBUS AVG_CONGESTED_CYCLE:    3.98063
 WQ ROW_BUFFER_HIT:       2131  ROW_BUFFER_MISS:      10293  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 289.336
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

