git clone --depth 1 --no-tags https://github.com/RunpengJ/ucsd-cse140l-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634320697
git clone --depth 1 --no-tags https://github.com/jyothiswaroopa03/lab7-project-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634707984
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-cominational-adder-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634742029
git clone --depth 1 --no-tags https://github.com/bwilhelm0/18224-tapeout-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635006240
git clone --depth 1 --no-tags https://github.com/Nrusinga/-Developed-verification-components-for-a-4-port-switch-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648866200
git clone --depth 1 --no-tags https://github.com/Masooma82/Combinational_Circuit_Design_using_K-maps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647102239
git clone --depth 1 --no-tags https://github.com/Sagarbc05/I2C_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649475309
git clone --depth 1 --no-tags https://github.com/danielyu925/3_Way_Superscalar_Out_of_Order_Processor_in_R10K_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651744471
git clone --depth 1 --no-tags https://github.com/SidK123/EigenBot-Artificial-Neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647392824
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Register_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648550666
git clone --depth 1 --no-tags https://github.com/cjbarimbao/advanced-digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647644750
git clone --depth 1 --no-tags https://github.com/srsapireddy/Systemverilog-Test-Bench-Environment-Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657308195
git clone --depth 1 --no-tags https://github.com/mijanik/TaylorCos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657264373
git clone --depth 1 --no-tags https://github.com/rkasal/systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655729080
git clone --depth 1 --no-tags https://github.com/shinchankosen/lab_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655118405
git clone --depth 1 --no-tags https://github.com/RaviduHM99/UVM-Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656596445
git clone --depth 1 --no-tags https://github.com/MoraOss/Tarea-5-Sistemas-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655501153
git clone --depth 1 --no-tags https://github.com/Nathan33t/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633144880
git clone --depth 1 --no-tags https://github.com/Bouer/shifter_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633906726
git clone --depth 1 --no-tags https://github.com/efoerst/color_crasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634075931
git clone --depth 1 --no-tags https://github.com/pedrodeoliamarante/DE1-SoC-Celular-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644152781
git clone --depth 1 --no-tags https://github.com/RohanKumar15/VLSI-Verse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653505785
git clone --depth 1 --no-tags https://github.com/Mrinal99kumar/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653642096
git clone --depth 1 --no-tags https://github.com/ikbalarg/GTU_Digital_Logic_Design_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650136384
git clone --depth 1 --no-tags https://github.com/YuanziX/dld_lab_sem2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637367596
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/cocotb-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643612482
git clone --depth 1 --no-tags https://github.com/agh-riscv/mtm_ppcu_vlsi_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644960927
git clone --depth 1 --no-tags https://github.com/d0p1er/safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643046867
git clone --depth 1 --no-tags https://github.com/Sequner/sTPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643094982
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642217696
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645064331
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/KotoamatsuV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645156624
git clone --depth 1 --no-tags https://github.com/Nutmeg43/10-Instruction-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645124431
git clone --depth 1 --no-tags https://github.com/KalineMzs/factorial-functional-verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645113693
git clone --depth 1 --no-tags https://github.com/ArgyroP/FCFI-landing-pad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652712838
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645579190
git clone --depth 1 --no-tags https://github.com/rr1verif/100days_of_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630370464
git clone --depth 1 --no-tags https://github.com/shengjie-chen/MeshSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633656354
git clone --depth 1 --no-tags https://github.com/nekrasov-d/tremolo-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655213628
git clone --depth 1 --no-tags https://github.com/Ariel424/SystemVerilog---Verification-of-D-FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643521649
git clone --depth 1 --no-tags https://github.com/Zclaussen/SystemVerilog_Timing_Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630099347
git clone --depth 1 --no-tags https://github.com/AKouyoumjian/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630023228
git clone --depth 1 --no-tags https://github.com/Ephtiny/Digital-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629426192
git clone --depth 1 --no-tags https://github.com/yavuzselimilik/Simple_8-Bit_ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631564618
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650997763
git clone --depth 1 --no-tags https://github.com/LeloJNM/PomodoroSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650388847
git clone --depth 1 --no-tags https://github.com/grampol/riscv_processor_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640667124
git clone --depth 1 --no-tags https://github.com/Powerhouse28/Project_3.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641673667
git clone --depth 1 --no-tags https://github.com/vishweswar/ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/639102212
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/FIR_EE287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638007355
git clone --depth 1 --no-tags https://github.com/florentin05/CVA6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648617772
git clone --depth 1 --no-tags https://github.com/apkrier/CPEFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649908335
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/Packed-SIMD-Extension-for-DL-Float-and-B-Float-Datatypes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650002774
git clone --depth 1 --no-tags https://github.com/retar-kamuy/apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649294655
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643454921
git clone --depth 1 --no-tags https://github.com/Liuzihan1226/axi_lzh_re.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647092357
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644086168
git clone --depth 1 --no-tags https://github.com/Riyazudd8n/practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641797201
git clone --depth 1 --no-tags https://github.com/PrachiGoutam/100days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636813668
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Multiplexer-Avalon-ST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/636736991
git clone --depth 1 --no-tags https://github.com/alinparcalab/priority_picker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635260061
git clone --depth 1 --no-tags https://github.com/Carlos12001/game2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634941950
git clone --depth 1 --no-tags https://github.com/abhisheknair1729/direct-mapped-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635140857
git clone --depth 1 --no-tags https://github.com/arjundineshk/Dual-Issue-Cell-SPU-pipelined-multimedia-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634323863
git clone --depth 1 --no-tags https://github.com/faizan8349/100-days-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/631683759
git clone --depth 1 --no-tags https://github.com/LispEngineer/fpga-spi-peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637573837
git clone --depth 1 --no-tags https://github.com/NicholasArner/senior_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654846700
git clone --depth 1 --no-tags https://github.com/TomKessous/Error-Correction-Encoder-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654966766
git clone --depth 1 --no-tags https://github.com/dsandall/RiscVOtter-i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657381527
git clone --depth 1 --no-tags https://github.com/balaji-vbr/AHB-Lite-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655494758
git clone --depth 1 --no-tags https://github.com/jaycordaro/half-band-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655486232
git clone --depth 1 --no-tags https://github.com/mvgprasanth/VLSI-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/657338315
git clone --depth 1 --no-tags https://github.com/FHDO-ICLAB/TMRG_Config_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632347792
git clone --depth 1 --no-tags https://github.com/supleed2/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646487800
git clone --depth 1 --no-tags https://github.com/Vitya198/dds_wg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/640651679
git clone --depth 1 --no-tags https://github.com/Jimmy-Chu-127/FPGA-SHA-256-Bitcoin-Hashing-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646316287
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/NonVonNeumann-4bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/633642818
git clone --depth 1 --no-tags https://github.com/birdybro/chatGPT4_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634004649
git clone --depth 1 --no-tags https://github.com/bushbecky/verilog2vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637971542
git clone --depth 1 --no-tags https://github.com/SummerDay231/TinyTPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637838346
git clone --depth 1 --no-tags https://github.com/abdelrahman99999/Mult_Mode_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638551813
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/637689241
git clone --depth 1 --no-tags https://github.com/SriVemulapalli22/Temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634670957
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-multiplier-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634743049
git clone --depth 1 --no-tags https://github.com/CakemasterFTW/18224-ttt-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/635063718
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/630591572
git clone --depth 1 --no-tags https://github.com/BROsandr/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/638969773
git clone --depth 1 --no-tags https://github.com/CreeKee/RISCV_Starfish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/641678202
git clone --depth 1 --no-tags https://github.com/sid-anand98/Verification-of-AMBA---APB-in-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654134368
git clone --depth 1 --no-tags https://github.com/Rohithgarde/factorial_function_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653954170
git clone --depth 1 --no-tags https://github.com/haydenbeames/FastMultiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653743801
git clone --depth 1 --no-tags https://github.com/cyprienh/H2BP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652242152
git clone --depth 1 --no-tags https://github.com/gjtromp/blink_hps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652440383
git clone --depth 1 --no-tags https://github.com/beneldokow/VGA-Road-Fighter-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653177190
git clone --depth 1 --no-tags https://github.com/GlennVodra/OOP-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654263325
git clone --depth 1 --no-tags https://github.com/GeekyDev2002DG/RAM_and_ROM_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655861969
git clone --depth 1 --no-tags https://github.com/HBX-hbx/A-simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655301759
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656522154
