<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="co_P7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP0_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muldiv_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671104416" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671104416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671436191" xil_pn:in_ck="4391964003964197488" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1671436191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_code/BE.v"/>
      <outfile xil_pn:name="P7_code/Bridge.v"/>
      <outfile xil_pn:name="P7_code/CP0.v"/>
      <outfile xil_pn:name="P7_code/CP0_test.v"/>
      <outfile xil_pn:name="P7_code/Comparator.v"/>
      <outfile xil_pn:name="P7_code/DecodeReg.v"/>
      <outfile xil_pn:name="P7_code/ExecuteReg.v"/>
      <outfile xil_pn:name="P7_code/FetchReg.v"/>
      <outfile xil_pn:name="P7_code/MUX.v"/>
      <outfile xil_pn:name="P7_code/MemOp.v"/>
      <outfile xil_pn:name="P7_code/MemoryReg.v"/>
      <outfile xil_pn:name="P7_code/P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="P7_code/PCcalculate.v"/>
      <outfile xil_pn:name="P7_code/WriteBackReg.v"/>
      <outfile xil_pn:name="P7_code/adder.v"/>
      <outfile xil_pn:name="P7_code/alu.v"/>
      <outfile xil_pn:name="P7_code/controller.v"/>
      <outfile xil_pn:name="P7_code/datpath1.v"/>
      <outfile xil_pn:name="P7_code/extender.v"/>
      <outfile xil_pn:name="P7_code/grf.v"/>
      <outfile xil_pn:name="P7_code/mips.v"/>
      <outfile xil_pn:name="P7_code/muldiv.v"/>
      <outfile xil_pn:name="P7_code/name.v"/>
      <outfile xil_pn:name="P7_code/pc.v"/>
      <outfile xil_pn:name="P7_code/shifter_2bit.v"/>
      <outfile xil_pn:name="P7_code/tb.v"/>
      <outfile xil_pn:name="P7_code/tb2.v"/>
    </transform>
    <transform xil_pn:end_ts="1671354062" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1671354062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671354062" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2312887309617477683" xil_pn:start_ts="1671354062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671270078" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3129798689048903748" xil_pn:start_ts="1671270078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671436193" xil_pn:in_ck="4391964003964197488" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1671436193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P7_code/BE.v"/>
      <outfile xil_pn:name="P7_code/Bridge.v"/>
      <outfile xil_pn:name="P7_code/CP0.v"/>
      <outfile xil_pn:name="P7_code/CP0_test.v"/>
      <outfile xil_pn:name="P7_code/Comparator.v"/>
      <outfile xil_pn:name="P7_code/DecodeReg.v"/>
      <outfile xil_pn:name="P7_code/ExecuteReg.v"/>
      <outfile xil_pn:name="P7_code/FetchReg.v"/>
      <outfile xil_pn:name="P7_code/MUX.v"/>
      <outfile xil_pn:name="P7_code/MemOp.v"/>
      <outfile xil_pn:name="P7_code/MemoryReg.v"/>
      <outfile xil_pn:name="P7_code/P7_standard_timer_2019.v"/>
      <outfile xil_pn:name="P7_code/PCcalculate.v"/>
      <outfile xil_pn:name="P7_code/WriteBackReg.v"/>
      <outfile xil_pn:name="P7_code/adder.v"/>
      <outfile xil_pn:name="P7_code/alu.v"/>
      <outfile xil_pn:name="P7_code/controller.v"/>
      <outfile xil_pn:name="P7_code/datpath1.v"/>
      <outfile xil_pn:name="P7_code/extender.v"/>
      <outfile xil_pn:name="P7_code/grf.v"/>
      <outfile xil_pn:name="P7_code/mips.v"/>
      <outfile xil_pn:name="P7_code/muldiv.v"/>
      <outfile xil_pn:name="P7_code/name.v"/>
      <outfile xil_pn:name="P7_code/pc.v"/>
      <outfile xil_pn:name="P7_code/shifter_2bit.v"/>
      <outfile xil_pn:name="P7_code/tb.v"/>
      <outfile xil_pn:name="P7_code/tb2.v"/>
    </transform>
    <transform xil_pn:end_ts="1671436199" xil_pn:in_ck="4391964003964197488" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3755331932458718051" xil_pn:start_ts="1671436193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1671437010" xil_pn:in_ck="-5892365625523379188" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-842704986712357472" xil_pn:start_ts="1671437010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
