{"vcs1":{"timestamp_begin":1735214118.489456807, "rt":2.02, "ut":0.76, "st":0.35}}
{"vcselab":{"timestamp_begin":1735214120.631672816, "rt":1.06, "ut":0.27, "st":0.23}}
{"link":{"timestamp_begin":1735214121.792505916, "rt":0.56, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735214117.800234919}
{"VCS_COMP_START_TIME": 1735214117.800234919}
{"VCS_COMP_END_TIME": 1735214162.184532870}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332624}}
{"stitch_vcselab": {"peak_mem": 223364}}
