Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 26 11:46:34 2019
| Host         : AqibSurface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGAController_control_sets_placed.rpt
| Design       : VGAController
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            2 |
|      3 |            1 |
|      5 |            1 |
|     10 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+
|         Clock Signal        |             Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+
|  Component1/firstDivider    |                                      |                                               |                1 |              1 |
|  clock_IBUF_BUFG            |                                      |                                               |                1 |              1 |
|  VGAClock_BUFG              |                                      | Component2/ballControl/SR[1]                  |                1 |              1 |
|  VGAClock_BUFG              |                                      | Component2/ballControl/SR[2]                  |                1 |              1 |
|  playingCurrent_reg_i_2_n_0 | centerButton_IBUF                    | Component2/ballControl/playingCurrent_i_1_n_0 |                1 |              1 |
|  VGAClock_BUFG              |                                      |                                               |                1 |              2 |
|  VGAClock_BUFG              |                                      | Component2/ballControl/vPosCurrent_reg[9][0]  |                1 |              2 |
|  VGAClock_BUFG              |                                      | Component2/ballControl/SR[0]                  |                1 |              3 |
|  VGAClock_BUFG              |                                      | Component2/rgbCurrent[8]_i_1_n_0              |                2 |              5 |
|  VGAClock_BUFG              | Component2/paddleAICursor[9]_i_1_n_0 | Component2/ballControl/SS[0]                  |                6 |             10 |
|  VGAClock_BUFG              | Component2/paddleCursor[9]_i_2_n_0   | Component2/ballControl/SS[0]                  |                7 |             10 |
|  VGAClock_BUFG              | Component2/ballControl/playing       | Component2/ballControl/paddleAILeft           |                4 |             16 |
|  VGAClock_BUFG              | Component2/ballControl/playing       | Component2/ballControl/paddleAIRight          |                4 |             16 |
|  VGAClock_BUFG              | Component2/ballControl/playing       | Component2/ballControl/paddleRight            |                4 |             16 |
|  VGAClock_BUFG              | Component2/ballControl/playing       | Component2/ballControl/paddleLeft             |                4 |             16 |
|  VGAClock_BUFG              |                                      | Component2/clear__0                           |               10 |             19 |
|  playingCurrent_reg_i_2_n_0 | Component2/ballControl/playing       | Component2/ballControl/currentX[9]_i_1_n_0    |                6 |             20 |
|  playingCurrent_reg_i_2_n_0 |                                      |                                               |               11 |             21 |
|  VGAClock_BUFG              |                                      | Component2/ballMovement                       |                8 |             31 |
|  VGAClock_BUFG              | Component2/vPosCurrent0              | Component2/vPosNext                           |               27 |             62 |
+-----------------------------+--------------------------------------+-----------------------------------------------+------------------+----------------+


