<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>PDPW16KC</title><link rel="Prev" href="pdpw16kb.htm" title="Previous" /><link rel="Next" href="pdpw16kd.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/p.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN2oXysrMBS9AkcdBADkK3Eg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/pdpw16kc.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1397229">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1397229">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="p.htm#1397229">P</a> &gt; PDPW16KC</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1397229" class="Heading3"><span></span>PDPW16KC</h4><h5 id="ww1397230" class="Heading4"><span></span>Pseudo Dual Port Block RAM</h5><p id="ww1397231" class="Body"><span></span>Architectures Supported:</p><div id="ww1397232" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3</div><div class="ww_skin_page_overflow"><p id="ww1397236" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/pdpw16kc.gif" width="100%" style="display: block; left: 0.0pt; max-height: 238px; max-width: 198px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1397238" class="Body"><span></span>INPUTS: DI35, DI34, DI33, DI32, DI31, DI30, DI29, DI28, DI27, DI26, DI25, DI24, DI23, DI22, DI21, DI20, DI19, DI18, DI17, DI16, DI15, DI14, DI13, DI12, DI11, DI10, DI9, DI8, DI7, DI6, DI5, DI4, DI3, DI2, DI1, DI0, ADW8, ADW7, ADW6, ADW5, ADW4, ADW3, ADW2, ADW1, ADW0, BE3, BE2, BE1, BE0, CEW, CLKW, CSW2, CSW1, CSW0, ADR13, ADR12, ADR11, ADR10, ADR9, ADR8, ADR7, ADR6, ADR5, ADR4, ADR3, ADR2, ADR1, ADR0, CER, CLKR, CSR2, CSR1, CSR0, RST</p><p id="ww1397239" class="Body"><span></span>OUTPUTS: DO35, DO34, DO33, DO32, DO31, DO30, DO29, DO28, DO27, DO26, DO25, DO24, DO23, DO22, DO21, DO20, DO19, DO18, DO17, DO16, DO15, DO14, DO13, DO12, DO11, DO10, DO9, DO8, DO7, DO6, DO5, DO4, DO3, DO2, DO1, DO0</p><p id="ww1397240" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1397242" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026976" title="List of Primitive-Specific HDL Attributes">DATA_WIDTH_W</a></span>: 1, 2, 4, 9, 18, 36 (default)</p><p id="ww1397243" class="Body"><span></span>DATA_WIDTH_R: 1, 2, 4, 9, 18 (default), 36</p><p id="ww1397247" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027719" title="List of Primitive-Specific HDL Attributes">REGMODE</a></span>: "NOREG" (default), "OUTREG"</p><p id="ww1397249" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026964" title="List of Primitive-Specific HDL Attributes">CSDECODE_W</a></span>: any 3-bit binary value (default: all zeros)</p><p id="ww1397250" class="Body"><span></span>CSDECODE_R: any 3-bit binary value (default: all zeros)</p><p id="ww1397254" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1397256" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL_00</a></span> to INITVAL_3F: "0xXXX...X" (80-bit hex string) (default: all zeros)</p><h5 id="ww1397257" class="Heading4"><span></span>Description</h5><p id="ww1397258" class="BodyAfterHead"><span></span>You can refer to the following technical note on the Lattice web site for EBR port definition, attribute definition and usage.</p><div id="ww1397259" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32319" target="_blank">TN1179 - LatticeECP3 Memory Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>