Timing Analyzer report for uc1
Sat Jun 18 02:59:42 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 14. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 17. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Setup: 'nRST'
 19. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'nRST'
 21. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 22. Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 23. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 27. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 28. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 29. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 32. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 42. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 45. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 46. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'nRST'
 48. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'nRST'
 50. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 51. Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 52. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 61. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 71. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 73. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 74. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Setup: 'nRST'
 76. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 77. Fast 1200mV 0C Model Hold: 'nRST'
 78. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 79. Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 80. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 84. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 85. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 86. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 88. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 90. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; de0_clk                                                                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { de0_clk }                                                                                                  ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 4.000  ; 14.000 ; 50.00      ; 1         ; 1           ; 72.0  ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[1] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 8.000  ; 18.000 ; 50.00      ; 1         ; 1           ; 144.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[2] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 12.000 ; 22.000 ; 50.00      ; 1         ; 1           ; 216.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[3] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; 20.000 ; 50.0 MHz   ; 16.000 ; 26.000 ; 50.00      ; 1         ; 1           ; 288.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[4] }                                                        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { MIR:MIR2|ALUC_OUT[0] }                                                                                     ;
; nRST                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 97.2 MHz    ; 97.2 MHz        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 126.82 MHz  ; 126.82 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 132.1 MHz   ; 132.1 MHz       ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;                                                ;
; 1422.48 MHz ; 500.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                               ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -9.504 ; -762.855      ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -9.368 ; -130.186      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -7.409 ; -168.229      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.756 ; -1793.758     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -4.694 ; -55.872       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.026 ; -2.026        ;
; nRST                                                                                                     ; 1.740  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 10.822 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -2.176 ; -2.176        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.611 ; -0.611        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.224 ; -0.520        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.153 ; -0.604        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.359  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.220  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.598  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 7.444  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -2.197 ; -874.119      ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -2.194 ; -22.254       ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.848 ; -29.470       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.286 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.308 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.740 ; -50.706       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.381  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 9.738  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 9.748  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 9.750  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 9.751  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 9.796  ; 0.000         ;
; de0_clk                                                                                                  ; 9.834  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.504 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.841      ;
; -9.433 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.770      ;
; -9.388 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.725      ;
; -9.317 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.654      ;
; -9.272 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.609      ;
; -9.201 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.538      ;
; -9.156 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.493      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.136 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 3.124      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.097 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 3.080      ;
; -9.085 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.422      ;
; -9.040 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.377      ;
; -8.970 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.956      ;
; -8.969 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.306      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.959 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.944      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.956 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.450     ; 2.941      ;
; -8.944 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.930      ;
; -8.944 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.930      ;
; -8.944 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.930      ;
; -8.944 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.930      ;
; -8.944 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.449     ; 2.930      ;
; -8.931 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.912      ;
; -8.924 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.261      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.920 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.900      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.917 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.455     ; 2.897      ;
; -8.905 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.886      ;
; -8.905 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.886      ;
; -8.905 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.886      ;
; -8.905 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.886      ;
; -8.905 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.886      ;
; -8.853 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.190      ;
; -8.808 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.145      ;
; -8.737 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.074      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.723 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.447     ; 2.711      ;
; -8.692 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 3.029      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.684 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.452     ; 2.667      ;
; -8.626 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.451     ; 2.610      ;
; -8.621 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.098     ; 2.958      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.615 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.454     ; 2.596      ;
; -8.581 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[9]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.451     ; 2.565      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                               ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -9.368 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.062      ; 10.078     ;
; -9.246 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.062      ; 9.956      ;
; -9.083 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.359      ; 11.400     ;
; -9.073 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.062      ; 9.783      ;
; -8.961 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.359      ; 11.278     ;
; -8.823 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.062      ; 9.533      ;
; -8.788 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.359      ; 11.105     ;
; -8.724 ; super_register_bank:inst2|r20[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.723      ; 9.095      ;
; -8.724 ; super_register_bank:inst2|r26[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.065      ; 9.437      ;
; -8.687 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.728      ; 9.063      ;
; -8.677 ; super_register_bank:inst2|r24[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.720      ; 9.045      ;
; -8.671 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.728      ; 9.047      ;
; -8.668 ; super_register_bank:inst2|r22[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 9.001      ;
; -8.652 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.054      ; 9.354      ;
; -8.647 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.060      ; 9.355      ;
; -8.604 ; super_register_bank:inst2|r18[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.060      ; 9.312      ;
; -8.554 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.698      ; 8.900      ;
; -8.540 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.873      ;
; -8.538 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.359      ; 10.855     ;
; -8.535 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.707      ; 8.890      ;
; -8.535 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.686      ; 8.869      ;
; -8.504 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.054      ; 9.206      ;
; -8.466 ; super_register_bank:inst2|r16[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.725      ; 8.839      ;
; -8.464 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.060      ; 9.172      ;
; -8.439 ; super_register_bank:inst2|r20[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.020      ; 10.417     ;
; -8.439 ; super_register_bank:inst2|r26[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.362      ; 10.759     ;
; -8.416 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.054      ; 9.118      ;
; -8.402 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.025      ; 10.385     ;
; -8.392 ; super_register_bank:inst2|r24[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.017      ; 10.367     ;
; -8.387 ; super_register_bank:inst2|r2[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.676      ; 8.711      ;
; -8.387 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.675      ; 8.710      ;
; -8.386 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.025      ; 10.369     ;
; -8.385 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.718      ;
; -8.383 ; super_register_bank:inst2|r22[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.982      ; 10.323     ;
; -8.367 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.351      ; 10.676     ;
; -8.362 ; super_register_bank:inst2|r21[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.357      ; 10.677     ;
; -8.354 ; super_register_bank:inst2|r15[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.698      ; 8.700      ;
; -8.350 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.648      ; 8.646      ;
; -8.327 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.675      ; 8.650      ;
; -8.319 ; super_register_bank:inst2|r18[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.357      ; 10.634     ;
; -8.316 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.707      ; 8.671      ;
; -8.314 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.686      ; 8.648      ;
; -8.313 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.669      ; 8.630      ;
; -8.295 ; super_register_bank:inst2|r23[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.714      ; 8.657      ;
; -8.279 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.612      ;
; -8.269 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.995      ; 10.222     ;
; -8.256 ; super_register_bank:inst2|r6[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.691      ; 8.595      ;
; -8.255 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.982      ; 10.195     ;
; -8.254 ; super_register_bank:inst2|r11[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.700      ; 8.602      ;
; -8.250 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.983      ; 10.191     ;
; -8.249 ; super_register_bank:inst2|r11[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.700      ; 8.597      ;
; -8.232 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.004      ; 10.194     ;
; -8.219 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.351      ; 10.528     ;
; -8.209 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.372      ; 11.462     ;
; -8.181 ; super_register_bank:inst2|r16[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.022      ; 10.161     ;
; -8.179 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.357      ; 10.494     ;
; -8.177 ; super_register_bank:inst2|r25[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.676      ; 8.501      ;
; -8.168 ; super_register_bank:inst2|r10[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.661      ; 8.477      ;
; -8.161 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.169      ; 11.509     ;
; -8.148 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.170      ; 11.478     ;
; -8.141 ; super_register_bank:inst2|r11[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.700      ; 8.489      ;
; -8.137 ; super_register_bank:inst2|r19[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.729      ; 8.514      ;
; -8.131 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.351      ; 10.440     ;
; -8.127 ; super_register_bank:inst2|r19[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.460      ;
; -8.116 ; super_register_bank:inst2|r2[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.676      ; 8.440      ;
; -8.108 ; super_register_bank:inst2|r20[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.714      ; 8.470      ;
; -8.102 ; super_register_bank:inst2|r2[10]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.973      ; 10.033     ;
; -8.102 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.972      ; 10.032     ;
; -8.100 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.982      ; 10.040     ;
; -8.100 ; super_register_bank:inst2|r24[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.705      ; 8.453      ;
; -8.094 ; super_register_bank:inst2|r7[15]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.718      ; 8.460      ;
; -8.087 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.372      ; 11.340     ;
; -8.087 ; super_register_bank:inst2|r16[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.706      ; 8.441      ;
; -8.074 ; super_register_bank:inst2|r9[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.692      ; 8.414      ;
; -8.069 ; super_register_bank:inst2|r15[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.995      ; 10.022     ;
; -8.065 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.945      ; 9.968      ;
; -8.064 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.692      ; 8.404      ;
; -8.042 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.972      ; 9.972      ;
; -8.039 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.169      ; 11.387     ;
; -8.029 ; super_register_bank:inst2|r25[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.983      ; 9.970      ;
; -8.028 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.966      ; 9.952      ;
; -8.028 ; super_register_bank:inst2|r22[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.361      ;
; -8.026 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.170      ; 11.356     ;
; -8.024 ; super_register_bank:inst2|r2[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.676      ; 8.348      ;
; -8.014 ; super_register_bank:inst2|r12[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.677      ; 8.339      ;
; -8.013 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.004      ; 9.975      ;
; -8.011 ; super_register_bank:inst2|r4[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.713      ; 8.372      ;
; -8.010 ; super_register_bank:inst2|r23[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.011      ; 9.979      ;
; -8.008 ; super_register_bank:inst2|r22[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 8.341      ;
; -8.008 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.662      ; 8.318      ;
; -8.007 ; super_register_bank:inst2|r20[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.714      ; 8.369      ;
; -7.994 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.982      ; 9.934      ;
; -7.985 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.671      ; 8.304      ;
; -7.983 ; super_register_bank:inst2|r20[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.714      ; 8.345      ;
; -7.974 ; super_register_bank:inst2|r10[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.662      ; 8.284      ;
; -7.971 ; super_register_bank:inst2|r6[7]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.988      ; 9.917      ;
; -7.970 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.169      ; 11.318     ;
; -7.969 ; super_register_bank:inst2|r11[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.997      ; 9.924      ;
; -7.964 ; super_register_bank:inst2|r11[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.997      ; 9.919      ;
; -7.959 ; super_register_bank:inst2|r0[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.728      ; 8.335      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.409 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.284     ; 0.560      ;
; -7.127 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.502     ; 0.560      ;
; -6.940 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.284     ; 0.091      ;
; -6.939 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.283     ; 0.091      ;
; -6.841 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.185     ; 0.091      ;
; -6.841 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.185     ; 0.091      ;
; -6.841 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.185     ; 0.091      ;
; -6.840 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.184     ; 0.091      ;
; -6.840 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.184     ; 0.091      ;
; -6.839 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.183     ; 0.091      ;
; -6.812 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.156     ; 0.091      ;
; -6.812 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.156     ; 0.091      ;
; -6.811 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.155     ; 0.091      ;
; -6.804 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.148     ; 0.091      ;
; -6.802 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.146     ; 0.091      ;
; -6.658 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.502     ; 0.091      ;
; -6.657 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.501     ; 0.091      ;
; -6.559 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.403     ; 0.091      ;
; -6.559 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.403     ; 0.091      ;
; -6.559 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.403     ; 0.091      ;
; -6.558 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.402     ; 0.091      ;
; -6.558 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.402     ; 0.091      ;
; -6.557 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.401     ; 0.091      ;
; -6.530 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.374     ; 0.091      ;
; -6.530 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.374     ; 0.091      ;
; -6.529 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.373     ; 0.091      ;
; -6.522 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.366     ; 0.091      ;
; -6.520 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.364     ; 0.091      ;
; -3.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.446      ;
; -3.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.446      ;
; -3.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.446      ;
; -3.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.446      ;
; -3.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.068     ; 4.074      ;
; -3.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.068     ; 4.072      ;
; -3.474 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.068     ; 4.067      ;
; -3.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.068     ; 4.058      ;
; -3.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.394      ;
; -3.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.394      ;
; -3.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.394      ;
; -3.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 4.394      ;
; -3.385 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.272      ; 4.318      ;
; -3.271 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.267      ; 4.199      ;
; -3.269 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 4.200      ;
; -3.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 4.195      ;
; -3.218 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 4.149      ;
; -3.218 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 4.149      ;
; -3.162 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 4.118      ;
; -3.162 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 4.118      ;
; -3.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.446      ;
; -3.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.446      ;
; -3.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.446      ;
; -3.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.446      ;
; -2.981 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.068     ; 4.074      ;
; -2.979 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.068     ; 4.072      ;
; -2.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.068     ; 4.067      ;
; -2.962 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.068     ; 4.055      ;
; -2.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.394      ;
; -2.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.394      ;
; -2.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.394      ;
; -2.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 4.394      ;
; -2.885 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.272      ; 4.318      ;
; -2.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.267      ; 4.199      ;
; -2.769 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 4.200      ;
; -2.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 4.195      ;
; -2.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 4.149      ;
; -2.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 4.149      ;
; -2.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 4.118      ;
; -2.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 4.118      ;
; -2.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.242      ; 3.560      ;
; -2.157 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.242      ; 3.560      ;
; -1.506 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.531     ; 0.410      ;
; -1.499 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.076     ; 2.057      ;
; -0.925 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.076     ; 1.983      ;
; 9.045  ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.540     ; 2.410      ;
; 9.118  ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.540     ; 2.337      ;
; 9.118  ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.541     ; 2.336      ;
; 19.297 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 0.637      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.756 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.924     ; 1.767      ;
; -4.679 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.718     ; 1.896      ;
; -4.617 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.920     ; 1.632      ;
; -4.564 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.797      ;
; -4.525 ; ALU:inst5|z[14] ; super_register_bank:inst2|r18[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.921     ; 1.539      ;
; -4.515 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.915     ; 1.535      ;
; -4.442 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.930     ; 1.447      ;
; -4.427 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.597     ; 1.765      ;
; -4.397 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.630      ;
; -4.392 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.935     ; 1.392      ;
; -4.387 ; ALU:inst5|z[11] ; super_register_bank:inst2|r13[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.333     ; 1.989      ;
; -4.386 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.343     ; 1.978      ;
; -4.310 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.711     ; 1.534      ;
; -4.306 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.598     ; 1.643      ;
; -4.303 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.701     ; 1.537      ;
; -4.297 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.589     ; 1.643      ;
; -4.289 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.717     ; 1.507      ;
; -4.289 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.716     ; 1.508      ;
; -4.288 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r14[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.701     ; 1.522      ;
; -4.284 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.365     ; 1.854      ;
; -4.275 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.508      ;
; -4.268 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.709     ; 1.494      ;
; -4.266 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.803     ; 1.398      ;
; -4.258 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.707     ; 1.486      ;
; -4.256 ; ALU:inst5|z[14] ; super_register_bank:inst2|r19[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.561     ; 1.630      ;
; -4.252 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.929     ; 1.258      ;
; -4.251 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.484      ;
; -4.245 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r1[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.717     ; 1.463      ;
; -4.243 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.717     ; 1.461      ;
; -4.241 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.716     ; 1.460      ;
; -4.239 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.803     ; 1.371      ;
; -4.236 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r4[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.375     ; 1.796      ;
; -4.227 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.367     ; 1.795      ;
; -4.224 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.365     ; 1.794      ;
; -4.223 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.707     ; 1.451      ;
; -4.223 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r20[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.376     ; 1.782      ;
; -4.213 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.368     ; 1.780      ;
; -4.211 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.599     ; 1.547      ;
; -4.210 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.350     ; 1.795      ;
; -4.208 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r2[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.441      ;
; -4.206 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.612     ; 1.529      ;
; -4.203 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.561     ; 1.577      ;
; -4.198 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.594     ; 1.539      ;
; -4.196 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.561     ; 1.570      ;
; -4.195 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.708     ; 1.422      ;
; -4.194 ; ALU:inst5|z[14] ; super_register_bank:inst2|r12[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.588     ; 1.541      ;
; -4.192 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.340     ; 1.787      ;
; -4.187 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.584     ; 1.538      ;
; -4.185 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.382     ; 1.738      ;
; -4.179 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.412      ;
; -4.168 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.564     ; 1.539      ;
; -4.165 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.587     ; 1.513      ;
; -4.159 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.356     ; 1.738      ;
; -4.156 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.340     ; 1.751      ;
; -4.154 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.598     ; 1.491      ;
; -4.153 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.349     ; 1.739      ;
; -4.151 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.575     ; 1.511      ;
; -4.151 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.701     ; 1.385      ;
; -4.151 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.376     ; 1.710      ;
; -4.150 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r21[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.808     ; 1.277      ;
; -4.146 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.598     ; 1.483      ;
; -4.145 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.326     ; 1.754      ;
; -4.140 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.538     ; 1.537      ;
; -4.133 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.589     ; 1.479      ;
; -4.129 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.924     ; 1.140      ;
; -4.128 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.608     ; 1.455      ;
; -4.128 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.312     ; 1.751      ;
; -4.126 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.368     ; 1.693      ;
; -4.122 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.362     ; 1.695      ;
; -4.121 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.710     ; 1.346      ;
; -4.119 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.547     ; 1.507      ;
; -4.118 ; ALU:inst5|z[12] ; super_register_bank:inst2|r24[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.604     ; 1.449      ;
; -4.117 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.809     ; 1.243      ;
; -4.113 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.348     ; 1.700      ;
; -4.111 ; ALU:inst5|z[14] ; super_register_bank:inst2|r7[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.592     ; 1.454      ;
; -4.110 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.570     ; 1.475      ;
; -4.108 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.570     ; 1.473      ;
; -4.103 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.585     ; 1.453      ;
; -4.101 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r26[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.713     ; 1.323      ;
; -4.098 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.334     ; 1.699      ;
; -4.097 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.368     ; 1.664      ;
; -4.095 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.561     ; 1.469      ;
; -4.088 ; ALU:inst5|z[15] ; super_register_bank:inst2|r8[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.711     ; 1.312      ;
; -4.083 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.463     ; 1.555      ;
; -4.082 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.703     ; 1.314      ;
; -4.081 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.708     ; 1.308      ;
; -4.080 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.576     ; 1.439      ;
; -4.079 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r8[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.312      ;
; -4.075 ; ALU:inst5|z[14] ; super_register_bank:inst2|r6[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.555     ; 1.455      ;
; -4.075 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.381     ; 1.629      ;
; -4.074 ; ALU:inst5|z[14] ; super_register_bank:inst2|r5[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.564     ; 1.445      ;
; -4.074 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.706     ; 1.303      ;
; -4.074 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.340     ; 1.669      ;
; -4.072 ; ALU:inst5|z[14] ; super_register_bank:inst2|r3[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.596     ; 1.411      ;
; -4.072 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r6[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.353     ; 1.654      ;
; -4.070 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.388     ; 1.617      ;
; -4.066 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.584     ; 1.417      ;
; -4.066 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r24[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.483     ; 1.518      ;
; -4.062 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r14[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.702     ; 1.295      ;
; -4.060 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.533      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.694 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.507      ; 10.004     ;
; -4.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.406      ; 10.893     ;
; -4.397 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.405      ; 10.936     ;
; -4.269 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.781      ; 10.893     ;
; -4.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.268      ; 10.550     ;
; -4.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.406      ; 10.893     ;
; -4.107 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.279      ; 10.355     ;
; -4.022 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.780      ; 10.936     ;
; -4.011 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.270      ; 10.253     ;
; -3.897 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.405      ; 10.936     ;
; -3.861 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.281      ; 10.111     ;
; -3.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.643      ; 10.550     ;
; -3.771 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.712      ;
; -3.769 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.781      ; 10.893     ;
; -3.760 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.114      ; 8.677      ;
; -3.734 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.675      ;
; -3.732 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.654      ; 10.355     ;
; -3.672 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.281      ; 10.083     ;
; -3.653 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.268      ; 10.550     ;
; -3.636 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.645      ; 10.253     ;
; -3.607 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.279      ; 10.355     ;
; -3.527 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.305      ; 9.805      ;
; -3.522 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.780      ; 10.936     ;
; -3.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.270      ; 10.253     ;
; -3.486 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.427      ;
; -3.486 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.656      ; 10.111     ;
; -3.436 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.302      ; 9.707      ;
; -3.388 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.329      ;
; -3.387 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.328      ;
; -3.376 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.114      ; 8.293      ;
; -3.361 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.281      ; 10.111     ;
; -3.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.304      ; 9.788      ;
; -3.345 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.304      ; 9.614      ;
; -3.297 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.656      ; 10.083     ;
; -3.286 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.107      ; 8.196      ;
; -3.279 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.305      ; 9.714      ;
; -3.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.643      ; 10.550     ;
; -3.232 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.654      ; 10.355     ;
; -3.172 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.281      ; 10.083     ;
; -3.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.680      ; 9.805      ;
; -3.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.304      ; 9.580      ;
; -3.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.645      ; 10.253     ;
; -3.127 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.068      ;
; -3.115 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.138      ; 8.056      ;
; -3.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.677      ; 9.707      ;
; -3.027 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.305      ; 9.805      ;
; -2.986 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.656      ; 10.111     ;
; -2.980 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.679      ; 9.788      ;
; -2.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.679      ; 9.614      ;
; -2.969 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.107      ; 7.879      ;
; -2.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.302      ; 9.707      ;
; -2.911 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.506      ; 8.220      ;
; -2.904 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.680      ; 9.714      ;
; -2.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.304      ; 9.788      ;
; -2.845 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.304      ; 9.614      ;
; -2.797 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.656      ; 10.083     ;
; -2.793 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.832      ; 8.734      ;
; -2.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.305      ; 9.714      ;
; -2.772 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.679      ; 9.580      ;
; -2.765 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.507      ; 8.075      ;
; -2.652 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.680      ; 9.805      ;
; -2.647 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.304      ; 9.580      ;
; -2.561 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.677      ; 9.707      ;
; -2.505 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.507      ; 7.815      ;
; -2.493 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.107      ; 7.403      ;
; -2.480 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.679      ; 9.788      ;
; -2.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.679      ; 9.614      ;
; -2.404 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.680      ; 9.714      ;
; -2.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.832      ; 8.734      ;
; -2.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.679      ; 9.580      ;
; -2.244 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.828      ; 7.878      ;
; -2.104 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.107      ; 7.014      ;
; -1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.828      ; 7.878      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.026 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.874     ; 1.120      ;
; -1.897 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.234      ; 2.599      ;
; -1.299 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.234      ; 2.501      ;
; 2.075  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.229     ; 1.724      ;
; 2.082  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.229     ; 1.717      ;
; 2.107  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.229     ; 1.692      ;
; 2.505  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.162      ; 1.685      ;
; 2.615  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.162      ; 1.575      ;
; 2.637  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.162      ; 1.553      ;
; 2.638  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.162      ; 1.552      ;
; 2.714  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.162      ; 1.476      ;
; 3.219  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 3.574      ; 4.383      ;
; 13.214 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 14.000       ; 3.574      ; 4.388      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.740 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.137      ; 3.511      ;
; 1.759 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.137      ; 3.492      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 10.822 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.508     ; 2.665      ;
; 11.127 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.508     ; 2.360      ;
; 11.414 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.512     ; 2.069      ;
; 11.418 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.508     ; 2.069      ;
; 11.575 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.508     ; 1.912      ;
; 11.597 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.515     ; 1.883      ;
; 11.940 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.512     ; 1.543      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                                                                                                           ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.176 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.448      ; 3.352      ;
; -2.158 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.448      ; 3.370      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.611 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.773      ; 7.388      ;
; -0.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.555      ; 7.394      ;
; -0.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.773      ; 7.394      ;
; 0.062  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 8.062      ;
; 0.087  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.555      ; 7.388      ;
; 0.280  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.556      ; 8.062      ;
; 0.490  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.643      ; 8.359      ;
; 0.502  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.668      ; 8.396      ;
; 0.542  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.774      ; 8.062      ;
; 0.602  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.667      ; 8.495      ;
; 0.618  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.643      ; 8.487      ;
; 0.665  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.666      ; 8.557      ;
; 0.665  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.667      ; 8.558      ;
; 0.675  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.630      ; 8.531      ;
; 0.689  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.668      ; 8.583      ;
; 0.694  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.668      ; 8.588      ;
; 0.714  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.425      ; 8.365      ;
; 0.726  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.450      ; 8.402      ;
; 0.731  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.372      ; 7.329      ;
; 0.760  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.556      ; 8.062      ;
; 0.805  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.367      ; 7.398      ;
; 0.826  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.449      ; 8.501      ;
; 0.828  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.642      ; 8.696      ;
; 0.836  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.425      ; 8.487      ;
; 0.883  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.448      ; 8.557      ;
; 0.889  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.449      ; 8.564      ;
; 0.893  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.412      ; 8.531      ;
; 0.896  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.632      ; 8.754      ;
; 0.912  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.450      ; 8.588      ;
; 0.913  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.450      ; 8.589      ;
; 0.976  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.643      ; 8.365      ;
; 0.985  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 6.630      ;
; 0.988  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.668      ; 8.402      ;
; 1.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.424      ; 8.702      ;
; 1.088  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.667      ; 8.501      ;
; 1.093  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.449      ; 7.122      ;
; 1.098  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.643      ; 8.487      ;
; 1.115  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.414      ; 8.755      ;
; 1.145  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.666      ; 8.557      ;
; 1.151  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.667      ; 8.564      ;
; 1.155  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.630      ; 8.531      ;
; 1.174  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.668      ; 8.588      ;
; 1.175  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.668      ; 8.589      ;
; 1.188  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.425      ; 8.359      ;
; 1.200  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.450      ; 8.396      ;
; 1.205  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.372      ; 7.323      ;
; 1.285  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.367      ; 7.398      ;
; 1.300  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.449      ; 8.495      ;
; 1.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.642      ; 8.702      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.425      ; 8.487      ;
; 1.363  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.448      ; 8.557      ;
; 1.363  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.449      ; 8.558      ;
; 1.373  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.412      ; 8.531      ;
; 1.377  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.632      ; 8.755      ;
; 1.387  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.450      ; 8.583      ;
; 1.392  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.450      ; 8.588      ;
; 1.416  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 7.061      ;
; 1.443  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.449      ; 7.472      ;
; 1.501  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.448      ; 7.529      ;
; 1.526  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.424      ; 8.696      ;
; 1.594  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.414      ; 8.754      ;
; 1.706  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 7.382      ;
; 1.744  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 7.389      ;
; 1.801  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 7.477      ;
; 1.943  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.065      ; 7.588      ;
; 1.968  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.072      ; 7.620      ;
; 2.048  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 7.724      ;
; 2.057  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 7.733      ;
; 2.171  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 7.847      ;
; 2.393  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 8.069      ;
; 2.412  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.096      ; 8.088      ;
; 2.427  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.072      ; 8.079      ;
; 3.289  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.449      ; 9.318      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                            ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.224 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 3.616      ;
; -0.174 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.642      ; 3.667      ;
; -0.122 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 3.718      ;
; 0.027  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 3.867      ;
; 0.057  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.854      ; 4.110      ;
; 0.228  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.742      ; 4.169      ;
; 0.301  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.455      ; 1.955      ;
; 0.321  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 3.681      ;
; 0.366  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.863      ; 4.428      ;
; 0.388  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.640      ; 4.227      ;
; 0.389  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 4.229      ;
; 0.397  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.642      ; 3.758      ;
; 0.436  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.640      ; 4.275      ;
; 0.470  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 3.830      ;
; 0.497  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 4.337      ;
; 0.534  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 3.894      ;
; 0.592  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.650      ; 4.441      ;
; 0.599  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.641      ; 4.439      ;
; 0.641  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.854      ; 4.214      ;
; 0.652  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.649      ; 4.500      ;
; 0.673  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.455      ; 1.847      ;
; 0.711  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.640      ; 4.550      ;
; 0.723  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.640      ; 4.562      ;
; 0.736  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.719      ; 4.535      ;
; 0.767  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.742      ; 4.228      ;
; 0.888  ; super_register_bank:inst2|Working_register[0] ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.334      ; 4.302      ;
; 0.900  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.863      ; 4.482      ;
; 0.916  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.640      ; 4.275      ;
; 0.971  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 4.331      ;
; 0.982  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 4.428      ;
; 0.993  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.640      ; 4.352      ;
; 1.059  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 4.419      ;
; 1.130  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.367      ; 4.577      ;
; 1.137  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.650      ; 4.506      ;
; 1.139  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.641      ; 4.499      ;
; 1.150  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.345      ; 4.575      ;
; 1.252  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.640      ; 4.611      ;
; 1.255  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.649      ; 4.623      ;
; 1.286  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.640      ; 4.645      ;
; 1.287  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.559      ; 4.926      ;
; 1.318  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.467      ; 4.865      ;
; 1.326  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.347      ; 4.753      ;
; 1.360  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.568      ; 5.008      ;
; 1.375  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.559      ; 5.014      ;
; 1.386  ; super_register_bank:inst2|Working_register[4] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.365      ; 4.831      ;
; 1.395  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.579      ; 5.054      ;
; 1.414  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.371      ; 4.865      ;
; 1.427  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.375      ; 4.882      ;
; 1.436  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.588      ; 5.104      ;
; 1.452  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.346      ; 4.878      ;
; 1.456  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.160      ; 2.196      ;
; 1.468  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 4.914      ;
; 1.490  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.579      ; 5.149      ;
; 1.491  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.345      ; 4.916      ;
; 1.495  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 4.941      ;
; 1.506  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.579      ; 5.165      ;
; 1.508  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 4.954      ;
; 1.508  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.375      ; 4.963      ;
; 1.513  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.809      ; 5.402      ;
; 1.514  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.588      ; 5.182      ;
; 1.529  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.559      ; 5.168      ;
; 1.530  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.579      ; 5.189      ;
; 1.530  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 4.976      ;
; 1.539  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.447      ; 5.066      ;
; 1.549  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.588      ; 5.217      ;
; 1.553  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.347      ; 4.980      ;
; 1.554  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.346      ; 4.980      ;
; 1.572  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.446      ; 5.098      ;
; 1.573  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.588      ; 5.241      ;
; 1.573  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.568      ; 5.221      ;
; 1.580  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.365      ; 5.025      ;
; 1.581  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 5.027      ;
; 1.581  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.354      ; 5.015      ;
; 1.591  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 5.037      ;
; 1.596  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.365      ; 5.041      ;
; 1.603  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.579      ; 5.262      ;
; 1.608  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 5.054      ;
; 1.612  ; super_register_bank:inst2|r14[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.390      ; 5.082      ;
; 1.616  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.346      ; 5.042      ;
; 1.622  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.374      ; 5.076      ;
; 1.627  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.588      ; 5.295      ;
; 1.628  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.367      ; 5.075      ;
; 1.629  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.567      ; 5.276      ;
; 1.631  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.718      ; 5.429      ;
; 1.636  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.345      ; 5.061      ;
; 1.638  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.467      ; 5.185      ;
; 1.641  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.345      ; 5.066      ;
; 1.643  ; super_register_bank:inst2|r0[5]               ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.708      ; 5.431      ;
; 1.645  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.345      ; 5.070      ;
; 1.646  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.375      ; 5.101      ;
; 1.646  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.365      ; 5.091      ;
; 1.653  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.931      ; 5.664      ;
; 1.654  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 5.100      ;
; 1.658  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.718      ; 5.456      ;
; 1.659  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.366      ; 5.105      ;
; 1.671  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.568      ; 5.319      ;
; 1.672  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.346      ; 5.098      ;
; 1.674  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.365      ; 5.119      ;
; 1.677  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.940      ; 5.697      ;
; 1.681  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.707      ; 5.468      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.153 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.415      ;
; -0.047 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.412      ; 3.522      ;
; -0.047 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.521      ;
; -0.047 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.412      ; 3.522      ;
; -0.046 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.412      ; 3.523      ;
; -0.045 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.523      ;
; -0.044 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.524      ;
; -0.044 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.412      ; 3.525      ;
; -0.044 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.524      ;
; -0.044 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 3.524      ;
; -0.043 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.412      ; 3.526      ;
; 0.448  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.789      ; 4.394      ;
; 0.495  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.079      ;
; 0.497  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.081      ;
; 0.505  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.422      ;
; 0.535  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.803      ; 4.495      ;
; 0.555  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.557  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.569  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 4.139      ;
; 0.571  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.574  ; fetch:inst4|PC[4]~_emulated                       ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; fetch:inst4|PC[1]~_emulated                       ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; fetch:inst4|PC[0]~_emulated                       ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.590  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.174      ;
; 0.592  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.176      ;
; 0.596  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.829      ;
; 0.607  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.191      ;
; 0.609  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.193      ;
; 0.640  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.789      ; 4.586      ;
; 0.658  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.789      ; 4.604      ;
; 0.671  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.588      ;
; 0.677  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.910      ;
; 0.677  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.910      ;
; 0.680  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.913      ;
; 0.680  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.913      ;
; 0.682  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.915      ;
; 0.683  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.916      ;
; 0.684  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.917      ;
; 0.686  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.760      ; 4.603      ;
; 0.690  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.923      ;
; 0.691  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.909      ;
; 0.691  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.924      ;
; 0.692  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.803      ; 4.652      ;
; 0.692  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.925      ;
; 0.694  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.927      ;
; 0.697  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.915      ;
; 0.699  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.270      ;
; 0.702  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.286      ;
; 0.704  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.288      ;
; 0.706  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.924      ;
; 0.716  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.803      ; 4.676      ;
; 0.717  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.301      ;
; 0.719  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.305      ;
; 0.719  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.303      ;
; 0.719  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.303      ;
; 0.727  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.298      ;
; 0.731  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.315      ;
; 0.733  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.950      ;
; 0.733  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.317      ;
; 0.735  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.953      ;
; 0.750  ; fetch:inst4|PC[2]~_emulated                       ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.967      ;
; 0.765  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 4.333      ;
; 0.768  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.339      ;
; 0.770  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.341      ;
; 0.780  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.411      ; 4.348      ;
; 0.788  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.803      ; 4.748      ;
; 0.798  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.369      ;
; 0.813  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.397      ;
; 0.814  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.400      ;
; 0.814  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.398      ;
; 0.815  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.399      ;
; 0.828  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~24        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.414      ; 4.399      ;
; 0.829  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.415      ;
; 0.829  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.413      ;
; 0.830  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.830  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.831  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.415      ;
; 0.831  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.417      ;
; 0.843  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.427      ;
; 0.844  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.845  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.080      ;
; 0.845  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.429      ;
; 0.846  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359  ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 1.023  ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.326      ; 1.805      ;
; 1.594  ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.326      ; 1.876      ;
; 1.671  ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -1.070     ; 0.358      ;
; 2.230  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.658      ; 3.371      ;
; 2.345  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.684      ; 3.512      ;
; 2.588  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 3.758      ;
; 2.600  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 3.796      ;
; 2.620  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 3.816      ;
; 2.645  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 3.815      ;
; 2.730  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.658      ; 3.371      ;
; 2.807  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 4.003      ;
; 2.838  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 4.008      ;
; 2.845  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.684      ; 3.512      ;
; 2.846  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.021      ;
; 2.863  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.038      ;
; 2.875  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.689      ; 4.047      ;
; 2.878  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.053      ;
; 2.900  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.075      ;
; 2.907  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.082      ;
; 2.908  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.083      ;
; 2.919  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.094      ;
; 2.927  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 4.102      ;
; 3.031  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 3.848      ;
; 3.049  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 3.866      ;
; 3.051  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 3.868      ;
; 3.054  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 3.871      ;
; 3.088  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 3.758      ;
; 3.100  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 3.796      ;
; 3.120  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 3.816      ;
; 3.145  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 3.815      ;
; 3.307  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 4.003      ;
; 3.338  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 4.008      ;
; 3.346  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.021      ;
; 3.363  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.038      ;
; 3.375  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.689      ; 4.047      ;
; 3.378  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.053      ;
; 3.400  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.075      ;
; 3.407  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.082      ;
; 3.408  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.083      ;
; 3.419  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.094      ;
; 3.427  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 4.102      ;
; 3.531  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.334      ; 3.848      ;
; 3.549  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.334      ; 3.866      ;
; 3.554  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.334      ; 3.871      ;
; 3.557  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.334      ; 3.874      ;
; 5.387  ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.585     ; 0.059      ;
; 5.389  ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.587     ; 0.059      ;
; 5.395  ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.593     ; 0.059      ;
; 5.397  ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.595     ; 0.059      ;
; 5.397  ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.595     ; 0.059      ;
; 5.422  ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.620     ; 0.059      ;
; 5.424  ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.622     ; 0.059      ;
; 5.424  ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.622     ; 0.059      ;
; 5.424  ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.622     ; 0.059      ;
; 5.425  ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.623     ; 0.059      ;
; 5.425  ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.623     ; 0.059      ;
; 5.518  ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.716     ; 0.059      ;
; 5.519  ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.717     ; 0.059      ;
; 5.963  ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.717     ; 0.503      ;
; 6.262  ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.960     ; 0.059      ;
; 6.264  ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.962     ; 0.059      ;
; 6.270  ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.968     ; 0.059      ;
; 6.272  ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.970     ; 0.059      ;
; 6.272  ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.970     ; 0.059      ;
; 6.297  ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.995     ; 0.059      ;
; 6.299  ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.997     ; 0.059      ;
; 6.299  ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.997     ; 0.059      ;
; 6.299  ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.997     ; 0.059      ;
; 6.300  ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.998     ; 0.059      ;
; 6.300  ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.998     ; 0.059      ;
; 6.393  ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.091     ; 0.059      ;
; 6.394  ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.092     ; 0.059      ;
; 6.838  ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.092     ; 0.503      ;
; 10.029 ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.217     ; 1.989      ;
; 10.109 ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.218     ; 2.068      ;
; 10.157 ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.217     ; 2.117      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.220  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.635      ; 2.152      ;
; 1.784  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.635      ; 2.216      ;
; 2.026  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.410     ; 0.913      ;
; 5.950  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 3.727      ; 3.884      ;
; 15.950 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 3.727      ; 3.884      ;
; 16.651 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.469      ; 1.327      ;
; 16.709 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.469      ; 1.385      ;
; 16.711 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.469      ; 1.387      ;
; 16.728 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.469      ; 1.404      ;
; 16.852 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.469      ; 1.528      ;
; 17.250 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.093      ; 1.550      ;
; 17.251 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.093      ; 1.551      ;
; 17.268 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.093      ; 1.568      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.598 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.796     ; 0.059      ;
; 2.637 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.835     ; 0.059      ;
; 2.922 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.799     ; 0.380      ;
; 2.939 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.797     ; 0.399      ;
; 3.003 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.767     ; 0.493      ;
; 3.032 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.796     ; 0.493      ;
; 3.039 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.805     ; 0.491      ;
; 3.047 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.775     ; 0.529      ;
; 3.064 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.769     ; 0.552      ;
; 3.068 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.776     ; 0.549      ;
; 3.086 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.801     ; 0.542      ;
; 3.092 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.798     ; 0.551      ;
; 3.097 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.806     ; 0.548      ;
; 3.187 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.770     ; 0.674      ;
; 3.299 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.774     ; 0.782      ;
; 3.318 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.759     ; 0.816      ;
; 3.318 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 0.791      ;
; 3.318 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.785     ; 0.790      ;
; 3.424 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.791     ; 0.890      ;
; 3.449 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.791     ; 0.915      ;
; 3.450 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.819     ; 0.888      ;
; 3.455 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.770     ; 0.942      ;
; 3.459 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.791     ; 0.925      ;
; 3.462 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.775     ; 0.944      ;
; 3.465 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.967     ; 0.755      ;
; 3.466 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.760     ; 0.963      ;
; 3.473 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.761     ; 0.969      ;
; 3.477 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.819     ; 0.915      ;
; 3.477 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.785     ; 0.949      ;
; 3.486 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r3[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.819     ; 0.924      ;
; 3.493 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.789     ; 0.961      ;
; 3.502 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.790     ; 0.969      ;
; 3.505 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.774     ; 0.988      ;
; 3.507 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.773     ; 0.991      ;
; 3.523 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r3[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.799     ; 0.981      ;
; 3.523 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.760     ; 1.020      ;
; 3.526 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.798     ; 0.985      ;
; 3.533 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.972     ; 0.818      ;
; 3.533 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.800     ; 0.990      ;
; 3.545 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.826     ; 0.976      ;
; 3.548 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.790     ; 1.015      ;
; 3.550 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r19[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 1.023      ;
; 3.568 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.798     ; 1.027      ;
; 3.573 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.761     ; 1.069      ;
; 3.578 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.760     ; 1.075      ;
; 3.581 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 1.054      ;
; 3.581 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.813     ; 1.025      ;
; 3.582 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.785     ; 1.054      ;
; 3.584 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.793     ; 1.048      ;
; 3.590 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.874     ; 0.973      ;
; 3.609 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.761     ; 1.105      ;
; 3.619 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.170     ; 0.706      ;
; 3.628 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.775     ; 1.110      ;
; 3.629 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r17[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.774     ; 1.112      ;
; 3.631 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.760     ; 1.128      ;
; 3.634 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.798     ; 1.093      ;
; 3.641 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 1.114      ;
; 3.643 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.794     ; 1.106      ;
; 3.647 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.746     ; 1.158      ;
; 3.655 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 1.128      ;
; 3.657 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.003     ; 0.911      ;
; 3.658 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.784     ; 1.131      ;
; 3.668 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.774     ; 1.151      ;
; 3.671 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.783     ; 1.145      ;
; 3.673 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.788     ; 1.142      ;
; 3.675 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.746     ; 1.186      ;
; 3.676 ; ALU:inst5|z[11] ; super_register_bank:inst2|r12[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.775     ; 1.158      ;
; 3.678 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.790     ; 1.145      ;
; 3.680 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.790     ; 1.147      ;
; 3.685 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.783     ; 1.159      ;
; 3.685 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.769     ; 1.173      ;
; 3.686 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.799     ; 1.144      ;
; 3.687 ; ALU:inst5|z[12] ; super_register_bank:inst2|r3[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.031     ; 0.913      ;
; 3.688 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.799     ; 1.146      ;
; 3.690 ; ALU:inst5|z[15] ; super_register_bank:inst2|r13[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.778     ; 1.169      ;
; 3.691 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.783     ; 1.165      ;
; 3.691 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.802     ; 1.146      ;
; 3.692 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.778     ; 1.171      ;
; 3.694 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.792     ; 1.159      ;
; 3.696 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.789     ; 1.164      ;
; 3.697 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.805     ; 1.149      ;
; 3.698 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.769     ; 1.186      ;
; 3.698 ; ALU:inst5|z[13] ; super_register_bank:inst2|r10[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.769     ; 1.186      ;
; 3.699 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.747     ; 1.209      ;
; 3.699 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r24[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.804     ; 1.152      ;
; 3.701 ; ALU:inst5|z[10] ; super_register_bank:inst2|r5[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.788     ; 1.170      ;
; 3.701 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.785     ; 1.173      ;
; 3.702 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.799     ; 1.160      ;
; 3.704 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r12[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.775     ; 1.186      ;
; 3.705 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.834     ; 1.128      ;
; 3.709 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r20[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.813     ; 1.153      ;
; 3.711 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.768     ; 1.200      ;
; 3.712 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.823     ; 1.146      ;
; 3.715 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.759     ; 1.213      ;
; 3.717 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.814     ; 1.160      ;
; 3.719 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r3[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.820     ; 1.156      ;
; 3.720 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r21[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.785     ; 1.192      ;
; 3.720 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.812     ; 1.165      ;
; 3.722 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.882     ; 1.097      ;
; 3.723 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.813     ; 1.167      ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.444 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.188     ; 1.433      ;
; 7.737 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.191     ; 1.723      ;
; 7.779 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.184     ; 1.772      ;
; 7.869 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.188     ; 1.858      ;
; 7.968 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.184     ; 1.961      ;
; 8.144 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.184     ; 2.137      ;
; 8.495 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.184     ; 2.488      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                            ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.197 ; nRST      ; super_register_bank:inst2|r0[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.197 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.555      ;
; -2.197 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.555      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r1[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r0[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.197 ; nRST      ; super_register_bank:inst2|Working_register[3] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.555      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r0[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r0[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r0[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r0[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.066     ; 2.565      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r18[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.067     ; 2.564      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r8[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.187 ; nRST      ; super_register_bank:inst2|r14[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.561      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.560      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.560      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r2[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.061     ; 2.560      ;
; -1.876 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.555      ;
; -1.876 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.555      ;
; -1.876 ; nRST      ; super_register_bank:inst2|r15[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.555      ;
; -1.876 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.555      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.256      ; 2.565      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r16[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.255      ; 2.564      ;
; -1.873 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.251      ; 2.559      ;
; -1.870 ; nRST      ; super_register_bank:inst2|r25[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.251      ; 2.556      ;
; -1.869 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.251      ; 2.555      ;
; -1.866 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; nRST      ; super_register_bank:inst2|r3[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.261      ; 2.562      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.250      ; 2.550      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r27[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r16[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.262      ; 2.562      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.265      ; 2.565      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r16[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.262      ; 2.562      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r19[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
; -1.865 ; nRST      ; super_register_bank:inst2|r27[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.264      ; 2.564      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.194 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -2.194 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -2.194 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -2.194 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -2.194 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -2.194 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.547      ;
; -1.818 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.294      ; 2.547      ;
; -1.818 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.294      ; 2.547      ;
; -1.818 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.294      ; 2.547      ;
; -1.818 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.294      ; 2.547      ;
; -1.818 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.294      ; 2.547      ;
; -1.554 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.554 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.554 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.554 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.554 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.554 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.407      ;
; -1.178 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.294      ; 2.407      ;
; -1.178 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.294      ; 2.407      ;
; -1.178 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.294      ; 2.407      ;
; -1.178 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.294      ; 2.407      ;
; -1.178 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.294      ; 2.407      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.848 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 2.553      ;
; -1.848 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 2.553      ;
; -1.848 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.270      ; 2.553      ;
; -1.848 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.272      ; 2.555      ;
; -1.846 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.556      ;
; -1.846 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.556      ;
; -1.846 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.556      ;
; -1.846 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.556      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.267      ; 2.547      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.555      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.555      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.555      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.275      ; 2.555      ;
; -1.823 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 2.553      ;
; -1.823 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 2.553      ;
; -1.823 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.295      ; 2.553      ;
; -1.208 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 2.413      ;
; -1.208 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 2.413      ;
; -1.208 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.270      ; 2.413      ;
; -1.208 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.272      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.205 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.275      ; 2.415      ;
; -1.204 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.267      ; 2.406      ;
; -1.183 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 2.413      ;
; -1.183 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 2.413      ;
; -1.183 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.295      ; 2.413      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.286 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.286 ; nRST      ; super_register_bank:inst2|r4[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.748      ; 2.301      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.735      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r10[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.734      ; 2.289      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r23[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.293      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.292      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.293      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r2[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.292      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r23[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.727      ; 2.292      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r13[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.292      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.726      ; 2.292      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.299 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.291      ;
; 1.308 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.293      ;
; 1.308 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.721      ; 2.301      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.721      ; 2.301      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.300      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.721      ; 2.301      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.300      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.721      ; 2.301      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.300      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.300      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.721      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.300      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.300      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r2[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.720      ; 2.301      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.298      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r12[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.719      ; 2.301      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r6[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r6[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r6[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
; 1.317 ; nRST      ; super_register_bank:inst2|r6[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.289      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.308 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 2.286      ;
; 1.308 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 2.286      ;
; 1.308 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 2.286      ;
; 1.308 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 2.286      ;
; 1.308 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 2.286      ;
; 1.698 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.698 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.698 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.698 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.698 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.698 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.320      ; 2.285      ;
; 1.953 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.711      ; 2.431      ;
; 1.953 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.711      ; 2.431      ;
; 1.953 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.711      ; 2.431      ;
; 1.953 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.711      ; 2.431      ;
; 1.953 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.711      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
; 2.344 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.320      ; 2.431      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.311 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 2.291      ;
; 1.311 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 2.291      ;
; 1.311 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.713      ; 2.291      ;
; 1.333 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.684      ; 2.284      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.334 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.692      ; 2.293      ;
; 1.337 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 2.291      ;
; 1.337 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 2.291      ;
; 1.337 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.687      ; 2.291      ;
; 1.337 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.689      ; 2.293      ;
; 1.956 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 2.436      ;
; 1.956 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 2.436      ;
; 1.956 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.713      ; 2.436      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.684      ; 2.430      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.438      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.438      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.438      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.438      ;
; 1.980 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.439      ;
; 1.980 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.439      ;
; 1.980 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.439      ;
; 1.980 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.692      ; 2.439      ;
; 1.982 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 2.436      ;
; 1.982 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 2.436      ;
; 1.982 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.687      ; 2.436      ;
; 1.982 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.689      ; 2.438      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 105.84 MHz  ; 105.84 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 140.67 MHz  ; 140.67 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 145.48 MHz  ; 145.48 MHz      ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;                                                ;
; 1610.31 MHz ; 500.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -8.489 ; -116.641      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -8.328 ; -673.478      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -6.510 ; -146.769      ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -4.289 ; -50.289       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.125 ; -1543.201     ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.701 ; -1.701        ;
; nRST                                                                                                     ; 1.604  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 11.135 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -1.908 ; -1.908        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.507 ; -0.507        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.166 ; -0.365        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.151 ; -0.685        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.313  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.070  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.269  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 7.322  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.859 ; -732.529      ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.856 ; -18.736       ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.548 ; -24.640       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.087 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.108 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.110 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.657 ; -40.265       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.436  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 9.742  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 9.742  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 9.744  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 9.744  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 9.790  ; 0.000         ;
; de0_clk                                                                                                  ; 9.817  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -8.489 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.884      ; 9.102      ;
; -8.399 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.884      ; 9.012      ;
; -8.222 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.961      ; 10.352     ;
; -8.132 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.961      ; 10.262     ;
; -8.106 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.884      ; 8.719      ;
; -7.906 ; super_register_bank:inst2|r26[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.891      ; 8.526      ;
; -7.899 ; super_register_bank:inst2|r20[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.585      ; 8.213      ;
; -7.878 ; super_register_bank:inst2|r24[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.583      ; 8.190      ;
; -7.860 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.884      ; 8.473      ;
; -7.839 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.961      ; 9.969      ;
; -7.830 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.885      ; 8.444      ;
; -7.830 ; super_register_bank:inst2|r22[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.549      ; 8.108      ;
; -7.818 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.590      ; 8.137      ;
; -7.785 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.590      ; 8.104      ;
; -7.772 ; super_register_bank:inst2|r18[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.886      ; 8.387      ;
; -7.720 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.879      ; 8.328      ;
; -7.674 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.548      ; 7.951      ;
; -7.668 ; super_register_bank:inst2|r16[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.587      ; 7.984      ;
; -7.639 ; super_register_bank:inst2|r26[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.968      ; 9.776      ;
; -7.632 ; super_register_bank:inst2|r20[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.662      ; 9.463      ;
; -7.624 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.548      ; 7.901      ;
; -7.611 ; super_register_bank:inst2|r24[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.660      ; 9.440      ;
; -7.610 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.563      ; 7.902      ;
; -7.604 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.569      ; 7.902      ;
; -7.578 ; super_register_bank:inst2|r2[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.846      ;
; -7.565 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.961      ; 9.695      ;
; -7.563 ; super_register_bank:inst2|r21[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.962      ; 9.694      ;
; -7.563 ; super_register_bank:inst2|r22[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.626      ; 9.358      ;
; -7.558 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.550      ; 7.837      ;
; -7.553 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.885      ; 8.167      ;
; -7.551 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.667      ; 9.387      ;
; -7.548 ; super_register_bank:inst2|r15[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.563      ; 7.840      ;
; -7.542 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.879      ; 8.150      ;
; -7.518 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.667      ; 9.354      ;
; -7.509 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.879      ; 8.117      ;
; -7.505 ; super_register_bank:inst2|r18[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.963      ; 9.637      ;
; -7.504 ; super_register_bank:inst2|r23[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.577      ; 7.810      ;
; -7.499 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.767      ;
; -7.477 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.548      ; 7.754      ;
; -7.453 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.956      ; 9.578      ;
; -7.442 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.569      ; 7.740      ;
; -7.442 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.513      ; 7.684      ;
; -7.438 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.535      ; 7.702      ;
; -7.433 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.974      ; 10.405     ;
; -7.425 ; super_register_bank:inst2|r11[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.566      ; 7.720      ;
; -7.424 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.692      ;
; -7.407 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.625      ; 9.201      ;
; -7.401 ; super_register_bank:inst2|r16[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.664      ; 9.234      ;
; -7.387 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.646      ; 9.202      ;
; -7.383 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.548      ; 7.660      ;
; -7.367 ; super_register_bank:inst2|r6[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.556      ; 7.652      ;
; -7.353 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.790      ; 10.380     ;
; -7.343 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.974      ; 10.315     ;
; -7.340 ; super_register_bank:inst2|r19[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.549      ; 7.618      ;
; -7.339 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.789      ; 10.383     ;
; -7.335 ; super_register_bank:inst2|r11[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.566      ; 7.630      ;
; -7.329 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.625      ; 9.123      ;
; -7.329 ; super_register_bank:inst2|r11[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.566      ; 7.624      ;
; -7.329 ; super_register_bank:inst2|r10[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.528      ; 7.586      ;
; -7.324 ; super_register_bank:inst2|r19[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.591      ; 7.644      ;
; -7.321 ; super_register_bank:inst2|r20[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.576      ; 7.626      ;
; -7.315 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.640      ; 9.124      ;
; -7.311 ; super_register_bank:inst2|r2[10]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.616      ; 9.096      ;
; -7.291 ; super_register_bank:inst2|r25[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.627      ; 9.087      ;
; -7.290 ; super_register_bank:inst2|r25[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.558      ;
; -7.289 ; super_register_bank:inst2|r9[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.556      ; 7.574      ;
; -7.281 ; super_register_bank:inst2|r15[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.640      ; 9.090      ;
; -7.266 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.956      ; 9.391      ;
; -7.263 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.790      ; 10.290     ;
; -7.258 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.962      ; 9.389      ;
; -7.250 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.529      ; 7.508      ;
; -7.249 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.789      ; 10.293     ;
; -7.249 ; super_register_bank:inst2|r7[15]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.579      ; 7.557      ;
; -7.246 ; super_register_bank:inst2|r24[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.568      ; 7.543      ;
; -7.239 ; super_register_bank:inst2|r16[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.569      ; 7.537      ;
; -7.237 ; super_register_bank:inst2|r23[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.654      ; 9.060      ;
; -7.234 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.556      ; 7.519      ;
; -7.232 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.616      ; 9.017      ;
; -7.229 ; super_register_bank:inst2|r4[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.574      ; 7.532      ;
; -7.225 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.646      ; 9.040      ;
; -7.218 ; super_register_bank:inst2|r2[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.486      ;
; -7.214 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.956      ; 9.339      ;
; -7.211 ; super_register_bank:inst2|r2[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.479      ;
; -7.210 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.625      ; 9.004      ;
; -7.209 ; super_register_bank:inst2|r20[4]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.576      ; 7.514      ;
; -7.185 ; super_register_bank:inst2|r22[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.548      ; 7.462      ;
; -7.171 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.612      ; 8.952      ;
; -7.163 ; super_register_bank:inst2|r2[15]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.534      ; 7.426      ;
; -7.158 ; super_register_bank:inst2|r11[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.643      ; 8.970      ;
; -7.148 ; super_register_bank:inst2|r0[4]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.529      ; 7.406      ;
; -7.147 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.590      ; 8.906      ;
; -7.141 ; super_register_bank:inst2|r12[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.541      ; 7.411      ;
; -7.139 ; super_register_bank:inst2|r2[12]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.407      ;
; -7.139 ; super_register_bank:inst2|r0[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.885      ; 7.753      ;
; -7.136 ; super_register_bank:inst2|r6[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.543      ; 7.408      ;
; -7.133 ; super_register_bank:inst2|r0[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.590      ; 7.452      ;
; -7.133 ; super_register_bank:inst2|r2[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.539      ; 7.401      ;
; -7.131 ; super_register_bank:inst2|r20[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.576      ; 7.436      ;
; -7.129 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.616      ; 8.914      ;
; -7.125 ; super_register_bank:inst2|r18[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.886      ; 7.740      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.328 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.381      ;
; -8.282 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.335      ;
; -8.228 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.281      ;
; -8.182 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.235      ;
; -8.128 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.181      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.102 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.844      ;
; -8.082 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.135      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.039 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.775      ;
; -8.028 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.081      ;
; -7.982 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 3.035      ;
; -7.943 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.695     ; 2.683      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.930 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.668      ;
; -7.928 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.981      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.926 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.664      ;
; -7.923 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.661      ;
; -7.923 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.661      ;
; -7.923 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.661      ;
; -7.923 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.661      ;
; -7.923 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.697     ; 2.661      ;
; -7.890 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.701     ; 2.624      ;
; -7.882 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.935      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.876 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.608      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.872 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.604      ;
; -7.863 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.595      ;
; -7.863 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.595      ;
; -7.863 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.595      ;
; -7.863 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.595      ;
; -7.863 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.595      ;
; -7.828 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.881      ;
; -7.782 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.835      ;
; -7.728 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.781      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.694 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.693     ; 2.436      ;
; -7.682 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.735      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.663 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.399      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.635 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.703     ; 2.367      ;
; -7.628 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.681      ;
; -7.599 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.335      ;
; -7.582 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.382     ; 2.635      ;
; -7.545 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[9]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.699     ; 2.281      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.510 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.439     ; 0.506      ;
; -6.231 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.660     ; 0.506      ;
; -6.082 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.439     ; 0.078      ;
; -6.081 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.438     ; 0.078      ;
; -5.990 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.347     ; 0.078      ;
; -5.990 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.347     ; 0.078      ;
; -5.989 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.346     ; 0.078      ;
; -5.989 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.346     ; 0.078      ;
; -5.989 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.346     ; 0.078      ;
; -5.987 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.344     ; 0.078      ;
; -5.964 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.321     ; 0.078      ;
; -5.963 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.320     ; 0.078      ;
; -5.962 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.319     ; 0.078      ;
; -5.956 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.313     ; 0.078      ;
; -5.954 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.311     ; 0.078      ;
; -5.803 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.660     ; 0.078      ;
; -5.802 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.659     ; 0.078      ;
; -5.711 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.568     ; 0.078      ;
; -5.711 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.568     ; 0.078      ;
; -5.710 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.567     ; 0.078      ;
; -5.710 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.567     ; 0.078      ;
; -5.710 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.567     ; 0.078      ;
; -5.708 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.565     ; 0.078      ;
; -5.685 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.542     ; 0.078      ;
; -5.684 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.541     ; 0.078      ;
; -5.683 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.540     ; 0.078      ;
; -5.677 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.534     ; 0.078      ;
; -5.675 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.532     ; 0.078      ;
; -3.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 4.004      ;
; -3.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 4.004      ;
; -3.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 4.004      ;
; -3.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 4.004      ;
; -3.035 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.012      ; 3.685      ;
; -3.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.012      ; 3.679      ;
; -3.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.012      ; 3.673      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 3.967      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 3.967      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 3.967      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 3.967      ;
; -3.005 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.012      ; 3.655      ;
; -2.955 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.313      ; 3.906      ;
; -2.857 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.309      ; 3.804      ;
; -2.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 3.794      ;
; -2.813 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 3.789      ;
; -2.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 3.728      ;
; -2.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 3.728      ;
; -2.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 3.725      ;
; -2.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 3.725      ;
; -2.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 3.998      ;
; -2.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 3.998      ;
; -2.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 3.998      ;
; -2.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 3.998      ;
; -2.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.012      ; 3.679      ;
; -2.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.012      ; 3.679      ;
; -2.517 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.012      ; 3.667      ;
; -2.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 3.962      ;
; -2.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 3.962      ;
; -2.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 3.962      ;
; -2.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 3.962      ;
; -2.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.012      ; 3.649      ;
; -2.455 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.313      ; 3.906      ;
; -2.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.309      ; 3.798      ;
; -2.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 3.788      ;
; -2.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 3.783      ;
; -2.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.287      ; 3.198      ;
; -2.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 3.722      ;
; -2.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 3.722      ;
; -2.243 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 3.719      ;
; -2.243 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 3.719      ;
; -1.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.287      ; 3.192      ;
; -1.241 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.005      ; 1.861      ;
; -1.225 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.298     ; 0.362      ;
; -0.680 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.005      ; 1.800      ;
; 9.346  ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.481     ; 2.168      ;
; 9.431  ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.482     ; 2.082      ;
; 9.447  ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.481     ; 2.067      ;
; 19.379 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 0.562      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.289 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.866      ; 9.012      ;
; -4.224 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.736      ; 9.873      ;
; -3.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.735      ; 9.816      ;
; -3.912 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.048      ; 9.873      ;
; -3.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.609      ; 9.564      ;
; -3.724 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.736      ; 9.873      ;
; -3.722 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.620      ; 9.367      ;
; -3.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.047      ; 9.810      ;
; -3.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.610      ; 9.148      ;
; -3.478 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.921      ; 9.558      ;
; -3.455 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.622      ; 9.102      ;
; -3.435 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.830      ;
; -3.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.048      ; 9.873      ;
; -3.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.735      ; 9.810      ;
; -3.410 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.932      ; 9.367      ;
; -3.398 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.515      ; 7.770      ;
; -3.377 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.772      ;
; -3.290 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.609      ; 9.558      ;
; -3.222 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.620      ; 9.367      ;
; -3.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.621      ; 8.998      ;
; -3.198 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.922      ; 9.148      ;
; -3.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.642      ; 8.852      ;
; -3.173 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.639      ; 8.837      ;
; -3.152 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.547      ;
; -3.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.934      ; 9.096      ;
; -3.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.047      ; 9.816      ;
; -3.063 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.641      ; 8.863      ;
; -3.043 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.438      ;
; -3.042 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.515      ; 7.414      ;
; -3.042 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.437      ;
; -3.022 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.641      ; 8.684      ;
; -3.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.610      ; 9.148      ;
; -2.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.921      ; 9.564      ;
; -2.949 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.622      ; 9.096      ;
; -2.942 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.508      ; 7.307      ;
; -2.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.642      ; 8.718      ;
; -2.910 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.932      ; 9.367      ;
; -2.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.933      ; 8.998      ;
; -2.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.954      ; 8.852      ;
; -2.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.951      ; 8.831      ;
; -2.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.641      ; 8.638      ;
; -2.802 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.197      ;
; -2.799 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.538      ; 7.194      ;
; -2.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.953      ; 8.863      ;
; -2.722 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.508      ; 7.087      ;
; -2.717 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.621      ; 8.998      ;
; -2.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.953      ; 8.678      ;
; -2.698 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.922      ; 9.148      ;
; -2.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.642      ; 8.852      ;
; -2.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.639      ; 8.831      ;
; -2.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.934      ; 9.102      ;
; -2.599 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.954      ; 8.712      ;
; -2.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.641      ; 8.863      ;
; -2.546 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.864      ; 7.267      ;
; -2.520 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.953      ; 8.632      ;
; -2.516 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.641      ; 8.678      ;
; -2.499 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.866      ; 7.222      ;
; -2.422 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.224      ; 7.786      ;
; -2.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.642      ; 8.712      ;
; -2.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.933      ; 8.998      ;
; -2.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.954      ; 8.852      ;
; -2.361 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.951      ; 8.837      ;
; -2.355 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.508      ; 6.720      ;
; -2.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.641      ; 8.632      ;
; -2.259 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.866      ; 6.982      ;
; -2.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.953      ; 8.863      ;
; -2.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.953      ; 8.684      ;
; -2.105 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.954      ; 8.718      ;
; -2.026 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.953      ; 8.638      ;
; -1.989 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.508      ; 6.354      ;
; -1.965 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.218      ; 7.064      ;
; -1.922 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.224      ; 7.786      ;
; -1.471 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.218      ; 7.070      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.125 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.465     ; 1.595      ;
; -4.028 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.280     ; 1.683      ;
; -3.995 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.468      ;
; -3.977 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.646      ;
; -3.942 ; ALU:inst5|z[14] ; super_register_bank:inst2|r18[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.415      ;
; -3.919 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.456     ; 1.398      ;
; -3.838 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.471     ; 1.302      ;
; -3.832 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.173     ; 1.594      ;
; -3.829 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.945     ; 1.819      ;
; -3.802 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.471      ;
; -3.799 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.476     ; 1.258      ;
; -3.792 ; ALU:inst5|z[11] ; super_register_bank:inst2|r13[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.935     ; 1.792      ;
; -3.722 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.174     ; 1.483      ;
; -3.721 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.274     ; 1.382      ;
; -3.716 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.166     ; 1.485      ;
; -3.714 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.280     ; 1.369      ;
; -3.705 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.265     ; 1.375      ;
; -3.705 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.356     ; 1.284      ;
; -3.705 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.966     ; 1.674      ;
; -3.699 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r14[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.265     ; 1.369      ;
; -3.696 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.279     ; 1.352      ;
; -3.691 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.471     ; 1.155      ;
; -3.684 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.273     ; 1.346      ;
; -3.683 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r4[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.973     ; 1.645      ;
; -3.675 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.265     ; 1.345      ;
; -3.675 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r1[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.279     ; 1.331      ;
; -3.675 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.344      ;
; -3.674 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.966     ; 1.643      ;
; -3.674 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.279     ; 1.330      ;
; -3.672 ; ALU:inst5|z[14] ; super_register_bank:inst2|r19[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.139     ; 1.468      ;
; -3.668 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.356     ; 1.247      ;
; -3.667 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.175     ; 1.427      ;
; -3.664 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.280     ; 1.319      ;
; -3.663 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.271     ; 1.327      ;
; -3.651 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r2[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.320      ;
; -3.648 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.271     ; 1.312      ;
; -3.644 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.188     ; 1.391      ;
; -3.644 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.272     ; 1.307      ;
; -3.644 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.967     ; 1.612      ;
; -3.643 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r20[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.975     ; 1.603      ;
; -3.637 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.139     ; 1.433      ;
; -3.633 ; ALU:inst5|z[14] ; super_register_bank:inst2|r12[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.164     ; 1.404      ;
; -3.625 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.138     ; 1.422      ;
; -3.625 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.171     ; 1.389      ;
; -3.625 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.950     ; 1.610      ;
; -3.618 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.970     ; 1.583      ;
; -3.615 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.165     ; 1.385      ;
; -3.609 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.983     ; 1.561      ;
; -3.608 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.164     ; 1.379      ;
; -3.604 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.941     ; 1.598      ;
; -3.603 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r21[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.362     ; 1.176      ;
; -3.601 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.943     ; 1.593      ;
; -3.599 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.119     ; 1.415      ;
; -3.599 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.175     ; 1.359      ;
; -3.599 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.975     ; 1.559      ;
; -3.596 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.167     ; 1.364      ;
; -3.596 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.143     ; 1.388      ;
; -3.587 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.175     ; 1.347      ;
; -3.585 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.254      ;
; -3.583 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.958     ; 1.560      ;
; -3.583 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.930     ; 1.588      ;
; -3.578 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.154     ; 1.359      ;
; -3.578 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.914     ; 1.599      ;
; -3.576 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.265     ; 1.246      ;
; -3.574 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.184     ; 1.325      ;
; -3.570 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.963     ; 1.542      ;
; -3.563 ; ALU:inst5|z[14] ; super_register_bank:inst2|r7[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.168     ; 1.330      ;
; -3.561 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.162     ; 1.334      ;
; -3.560 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.948     ; 1.547      ;
; -3.559 ; ALU:inst5|z[12] ; super_register_bank:inst2|r24[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.181     ; 1.313      ;
; -3.558 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r26[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.277     ; 1.216      ;
; -3.556 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.140     ; 1.351      ;
; -3.551 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.273     ; 1.213      ;
; -3.550 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.127     ; 1.358      ;
; -3.549 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.148     ; 1.336      ;
; -3.547 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.362     ; 1.120      ;
; -3.546 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.948     ; 1.533      ;
; -3.546 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.936     ; 1.545      ;
; -3.545 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.465     ; 1.015      ;
; -3.545 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.968     ; 1.512      ;
; -3.542 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.148     ; 1.329      ;
; -3.535 ; ALU:inst5|z[14] ; super_register_bank:inst2|r3[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.173     ; 1.297      ;
; -3.533 ; ALU:inst5|z[14] ; super_register_bank:inst2|r6[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.134     ; 1.334      ;
; -3.533 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.055     ; 1.413      ;
; -3.528 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.267     ; 1.196      ;
; -3.517 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.272     ; 1.180      ;
; -3.516 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.138     ; 1.313      ;
; -3.516 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.154     ; 1.297      ;
; -3.515 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.968     ; 1.482      ;
; -3.512 ; ALU:inst5|z[14] ; super_register_bank:inst2|r5[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.141     ; 1.306      ;
; -3.510 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r3[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.978     ; 1.467      ;
; -3.510 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r6[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.956     ; 1.489      ;
; -3.507 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r24[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.072     ; 1.370      ;
; -3.507 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.982     ; 1.460      ;
; -3.506 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r14[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.266     ; 1.175      ;
; -3.504 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.165     ; 1.274      ;
; -3.503 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r20[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.975     ; 1.463      ;
; -3.499 ; ALU:inst5|z[15] ; super_register_bank:inst2|r8[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.274     ; 1.160      ;
; -3.498 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r1[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.040     ; 1.393      ;
; -3.497 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.985     ; 1.447      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.701 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.627     ; 1.034      ;
; -1.667 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.273      ; 2.400      ;
; -1.072 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.273      ; 2.305      ;
; 2.269  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.211     ; 1.540      ;
; 2.271  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.211     ; 1.538      ;
; 2.302  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.211     ; 1.507      ;
; 2.657  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.140      ; 1.503      ;
; 2.746  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.140      ; 1.414      ;
; 2.763  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.140      ; 1.397      ;
; 2.765  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.140      ; 1.395      ;
; 2.846  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.140      ; 1.314      ;
; 3.290  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 3.171      ; 3.901      ;
; 13.275 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 14.000       ; 3.171      ; 3.916      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.604 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.522      ; 3.112      ;
; 1.621 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.522      ; 3.095      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                       ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 11.135 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.463     ; 2.397      ;
; 11.434 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.463     ; 2.098      ;
; 11.644 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.463     ; 1.888      ;
; 11.681 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.468     ; 1.846      ;
; 11.829 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.463     ; 1.703      ;
; 11.863 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.471     ; 1.661      ;
; 12.150 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.468     ; 1.377      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.908 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.798      ; 2.970      ;
; -1.890 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.798      ; 2.988      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.507 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.973      ; 6.669      ;
; -0.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.752      ; 6.669      ;
; -0.027 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.973      ; 6.669      ;
; 0.078  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.974      ; 7.255      ;
; 0.194  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.752      ; 6.669      ;
; 0.306  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.753      ; 7.262      ;
; 0.479  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.874      ; 7.556      ;
; 0.487  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.854      ; 7.544      ;
; 0.565  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.974      ; 7.262      ;
; 0.611  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.874      ; 7.688      ;
; 0.636  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.875      ; 7.714      ;
; 0.643  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.874      ; 7.720      ;
; 0.650  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.872      ; 7.725      ;
; 0.666  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.840      ; 7.709      ;
; 0.675  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.853      ; 7.731      ;
; 0.680  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.875      ; 7.758      ;
; 0.700  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.653      ; 7.556      ;
; 0.708  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.633      ; 7.544      ;
; 0.755  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.700      ; 6.658      ;
; 0.779  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.753      ; 7.255      ;
; 0.798  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.852      ; 7.853      ;
; 0.818  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.842      ; 7.863      ;
; 0.832  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.653      ; 7.688      ;
; 0.835  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.694      ; 6.732      ;
; 0.857  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.654      ; 7.714      ;
; 0.864  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.653      ; 7.720      ;
; 0.878  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.651      ; 7.732      ;
; 0.887  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.619      ; 7.709      ;
; 0.901  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.654      ; 7.758      ;
; 0.903  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.632      ; 7.738      ;
; 0.959  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.874      ; 7.556      ;
; 0.967  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.854      ; 7.544      ;
; 1.019  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.631      ; 7.853      ;
; 1.039  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.621      ; 7.863      ;
; 1.048  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.354      ; 5.982      ;
; 1.091  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.874      ; 7.688      ;
; 1.116  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.875      ; 7.714      ;
; 1.123  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.874      ; 7.720      ;
; 1.137  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.872      ; 7.732      ;
; 1.146  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.840      ; 7.709      ;
; 1.160  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.875      ; 7.758      ;
; 1.162  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.853      ; 7.738      ;
; 1.180  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.653      ; 7.556      ;
; 1.188  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.633      ; 7.544      ;
; 1.235  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.700      ; 6.658      ;
; 1.278  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.852      ; 7.853      ;
; 1.288  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.697      ; 6.565      ;
; 1.298  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.842      ; 7.863      ;
; 1.308  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.694      ; 6.725      ;
; 1.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.653      ; 7.688      ;
; 1.337  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.654      ; 7.714      ;
; 1.344  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.653      ; 7.720      ;
; 1.351  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.651      ; 7.725      ;
; 1.367  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.619      ; 7.709      ;
; 1.376  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.632      ; 7.731      ;
; 1.381  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.654      ; 7.758      ;
; 1.453  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.354      ; 6.387      ;
; 1.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.631      ; 7.853      ;
; 1.519  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.621      ; 7.863      ;
; 1.598  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.697      ; 6.875      ;
; 1.654  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.695      ; 6.929      ;
; 1.791  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.354      ; 6.725      ;
; 1.822  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 6.785      ;
; 1.908  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 6.871      ;
; 2.013  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.354      ; 6.947      ;
; 2.061  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.361      ; 7.002      ;
; 2.125  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 7.088      ;
; 2.133  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 7.096      ;
; 2.243  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 7.206      ;
; 2.437  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 7.400      ;
; 2.464  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.361      ; 7.405      ;
; 2.471  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 7.434      ;
; 3.228  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.697      ; 8.505      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                             ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.166 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.283      ; 3.297      ;
; -0.120 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.284      ; 3.344      ;
; -0.079 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.283      ; 3.384      ;
; 0.029  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.283      ; 3.492      ;
; 0.124  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.473      ; 3.777      ;
; 0.224  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.373      ; 3.777      ;
; 0.252  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.303      ; 1.735      ;
; 0.321  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.283      ; 3.304      ;
; 0.322  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.482      ; 3.984      ;
; 0.328  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.282      ; 3.790      ;
; 0.366  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.284      ; 3.350      ;
; 0.386  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.283      ; 3.849      ;
; 0.431  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.282      ; 3.893      ;
; 0.432  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.283      ; 3.415      ;
; 0.493  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.282      ; 3.955      ;
; 0.502  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.283      ; 3.485      ;
; 0.519  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.283      ; 3.982      ;
; 0.579  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.291      ; 4.050      ;
; 0.584  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.473      ; 3.757      ;
; 0.634  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.290      ; 4.104      ;
; 0.662  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.282      ; 4.124      ;
; 0.673  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.282      ; 4.135      ;
; 0.680  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.303      ; 1.683      ;
; 0.700  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.373      ; 3.773      ;
; 0.736  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.281      ; 4.097      ;
; 0.830  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.282      ; 3.812      ;
; 0.831  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.482      ; 4.013      ;
; 0.860  ; super_register_bank:inst2|Working_register[0] ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.937      ; 3.877      ;
; 0.896  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.283      ; 3.879      ;
; 0.924  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.282      ; 3.906      ;
; 0.954  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.282      ; 3.936      ;
; 1.005  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.965      ; 4.050      ;
; 1.023  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.283      ; 4.006      ;
; 1.055  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.291      ; 4.046      ;
; 1.107  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.967      ; 4.154      ;
; 1.118  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.290      ; 4.108      ;
; 1.133  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.282      ; 4.115      ;
; 1.161  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.946      ; 4.187      ;
; 1.178  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.282      ; 4.160      ;
; 1.179  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.055      ; 4.314      ;
; 1.242  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.137      ; 4.459      ;
; 1.262  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.137      ; 4.479      ;
; 1.267  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.155      ; 4.502      ;
; 1.306  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.948      ; 4.334      ;
; 1.327  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.146      ; 4.553      ;
; 1.332  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.164      ; 4.576      ;
; 1.345  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.156      ; 4.581      ;
; 1.370  ; super_register_bank:inst2|Working_register[4] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.416      ;
; 1.380  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.155      ; 4.615      ;
; 1.382  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.975      ; 4.437      ;
; 1.382  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.135      ; 4.597      ;
; 1.392  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.165      ; 4.637      ;
; 1.396  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.969      ; 4.445      ;
; 1.399  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.156      ; 4.635      ;
; 1.412  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.947      ; 4.439      ;
; 1.442  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.156      ; 4.678      ;
; 1.445  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.362      ; 4.887      ;
; 1.447  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.165      ; 4.692      ;
; 1.451  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.164      ; 4.695      ;
; 1.453  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.499      ;
; 1.453  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.499      ;
; 1.453  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.499      ;
; 1.461  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.948      ; 4.489      ;
; 1.467  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.975      ; 4.522      ;
; 1.471  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.037      ; 4.588      ;
; 1.472  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.967      ; 2.019      ;
; 1.474  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.056      ; 4.610      ;
; 1.480  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.946      ; 4.506      ;
; 1.485  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.470      ; 5.035      ;
; 1.489  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.165      ; 4.734      ;
; 1.491  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.036      ; 4.607      ;
; 1.497  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.964      ; 4.541      ;
; 1.499  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.964      ; 4.543      ;
; 1.501  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.956      ; 4.537      ;
; 1.505  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.973      ; 4.558      ;
; 1.505  ; super_register_bank:inst2|r14[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.993      ; 4.578      ;
; 1.508  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.554      ;
; 1.511  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.946      ; 4.537      ;
; 1.512  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.972      ; 4.564      ;
; 1.512  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.965      ; 4.557      ;
; 1.525  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.571      ;
; 1.528  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.144      ; 4.752      ;
; 1.532  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.479      ; 5.091      ;
; 1.533  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.056      ; 4.669      ;
; 1.537  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.583      ;
; 1.542  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.964      ; 4.586      ;
; 1.542  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.946      ; 4.568      ;
; 1.544  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.967      ; 4.591      ;
; 1.548  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.946      ; 4.574      ;
; 1.550  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.596      ;
; 1.550  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.596      ;
; 1.554  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.966      ; 4.600      ;
; 1.554  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.271      ; 4.905      ;
; 1.558  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.155      ; 4.793      ;
; 1.561  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.965      ; 4.606      ;
; 1.568  ; MIR:MIR1|SelA_OUT[0]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.470      ; 5.118      ;
; 1.573  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.056      ; 4.709      ;
; 1.573  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.947      ; 4.600      ;
; 1.580  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.947      ; 4.607      ;
; 1.587  ; MIR:MIR1|SelB_OUT[1]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.969      ; 4.636      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.151 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.024      ;
; -0.055 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.120      ;
; -0.055 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.120      ;
; -0.055 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.120      ;
; -0.054 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.121      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.122      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.122      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.122      ;
; -0.053 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.122      ;
; -0.052 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.123      ;
; -0.051 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.124      ;
; 0.391  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.369      ; 3.904      ;
; 0.439  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.964      ;
; 0.446  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.971      ;
; 0.447  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.341      ; 3.932      ;
; 0.462  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 3.988      ;
; 0.498  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.673      ;
; 0.499  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.500  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.711      ;
; 0.500  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.711      ;
; 0.500  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.711      ;
; 0.502  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.502  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.503  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.714      ;
; 0.503  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.714      ;
; 0.504  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.505  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.716      ;
; 0.510  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514  ; fetch:inst4|PC[4]~_emulated                       ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; fetch:inst4|PC[1]~_emulated                       ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; fetch:inst4|PC[0]~_emulated                       ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.522  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.047      ;
; 0.529  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.054      ;
; 0.534  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.745      ;
; 0.535  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.060      ;
; 0.542  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.067      ;
; 0.557  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.369      ; 4.070      ;
; 0.573  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.369      ; 4.086      ;
; 0.587  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.341      ; 4.072      ;
; 0.596  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 4.122      ;
; 0.601  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.341      ; 4.086      ;
; 0.608  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.787      ;
; 0.612  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.823      ;
; 0.618  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.143      ;
; 0.620  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.831      ;
; 0.621  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 4.147      ;
; 0.621  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.832      ;
; 0.622  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.833      ;
; 0.623  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.834      ;
; 0.623  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.834      ;
; 0.623  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.834      ;
; 0.624  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.823      ;
; 0.625  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.150      ;
; 0.627  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.838      ;
; 0.627  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.152      ;
; 0.631  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.156      ;
; 0.634  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.833      ;
; 0.634  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.845      ;
; 0.634  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.845      ;
; 0.634  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.159      ;
; 0.635  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.163      ;
; 0.636  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.847      ;
; 0.637  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.816      ;
; 0.646  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.845      ;
; 0.653  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.178      ;
; 0.659  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.857      ;
; 0.660  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.185      ;
; 0.666  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.865      ;
; 0.667  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.842      ;
; 0.671  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.850      ;
; 0.673  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.852      ;
; 0.683  ; fetch:inst4|PC[2]~_emulated                       ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.881      ;
; 0.686  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 4.212      ;
; 0.687  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.031      ; 3.862      ;
; 0.697  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.876      ;
; 0.710  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.235      ;
; 0.714  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.239      ;
; 0.717  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.242      ;
; 0.718  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.246      ;
; 0.723  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.248      ;
; 0.724  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.252      ;
; 0.727  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~24        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.035      ; 3.906      ;
; 0.730  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.255      ;
; 0.731  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.259      ;
; 0.743  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.954      ;
; 0.744  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.955      ;
; 0.745  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.956      ;
; 0.749  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.274      ;
; 0.751  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.382      ; 4.277      ;
; 0.751  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.751  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.752  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.752  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.753  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.964      ;
; 0.754  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.965      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.831 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.360      ; 1.615      ;
; 1.383 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.360      ; 1.667      ;
; 1.473 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.892     ; 0.325      ;
; 1.932 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.654      ; 3.033      ;
; 2.046 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.677      ; 3.170      ;
; 2.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 3.402      ;
; 2.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 3.436      ;
; 2.297 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 3.451      ;
; 2.321 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 3.450      ;
; 2.439 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.654      ; 3.040      ;
; 2.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 3.617      ;
; 2.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 3.623      ;
; 2.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.648      ;
; 2.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.651      ;
; 2.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.674      ;
; 2.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 3.670      ;
; 2.553 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.677      ; 3.177      ;
; 2.565 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.698      ;
; 2.570 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.703      ;
; 2.571 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.704      ;
; 2.577 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.710      ;
; 2.582 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 3.715      ;
; 2.642 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 3.457      ;
; 2.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 3.493      ;
; 2.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 3.505      ;
; 2.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 3.510      ;
; 2.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 3.402      ;
; 2.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 3.436      ;
; 2.797 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 3.451      ;
; 2.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 3.450      ;
; 2.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 3.624      ;
; 3.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 3.630      ;
; 3.015 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.648      ;
; 3.025 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.658      ;
; 3.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.674      ;
; 3.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 3.670      ;
; 3.065 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.698      ;
; 3.070 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.703      ;
; 3.071 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.704      ;
; 3.077 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.710      ;
; 3.082 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 3.715      ;
; 3.149 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.368      ; 3.464      ;
; 3.185 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.368      ; 3.500      ;
; 3.197 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.368      ; 3.512      ;
; 3.198 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.368      ; 3.513      ;
; 4.742 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.933     ; 0.053      ;
; 4.743 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.934     ; 0.053      ;
; 4.749 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.940     ; 0.053      ;
; 4.750 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.941     ; 0.053      ;
; 4.751 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.942     ; 0.053      ;
; 4.773 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.964     ; 0.053      ;
; 4.775 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.966     ; 0.053      ;
; 4.775 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.966     ; 0.053      ;
; 4.775 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.966     ; 0.053      ;
; 4.776 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.967     ; 0.053      ;
; 4.776 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.967     ; 0.053      ;
; 4.861 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.052     ; 0.053      ;
; 4.862 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.053     ; 0.053      ;
; 5.264 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.053     ; 0.455      ;
; 5.554 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.245     ; 0.053      ;
; 5.555 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.246     ; 0.053      ;
; 5.561 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.252     ; 0.053      ;
; 5.562 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.253     ; 0.053      ;
; 5.563 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.254     ; 0.053      ;
; 5.585 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.276     ; 0.053      ;
; 5.587 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.278     ; 0.053      ;
; 5.587 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.278     ; 0.053      ;
; 5.587 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.278     ; 0.053      ;
; 5.588 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.279     ; 0.053      ;
; 5.588 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.279     ; 0.053      ;
; 5.673 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.364     ; 0.053      ;
; 5.674 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.365     ; 0.053      ;
; 6.076 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.365     ; 0.455      ;
; 9.841 ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.195     ; 1.810      ;
; 9.888 ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.196     ; 1.856      ;
; 9.953 ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.195     ; 1.922      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.070  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 1.983      ;
; 1.648  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.634      ; 2.061      ;
; 1.777  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.209     ; 0.847      ;
; 5.948  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 3.313      ; 3.450      ;
; 15.949 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 3.313      ; 3.451      ;
; 16.606 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.418      ; 1.213      ;
; 16.649 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.418      ; 1.256      ;
; 16.653 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.418      ; 1.260      ;
; 16.668 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.418      ; 1.275      ;
; 16.786 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.418      ; 1.393      ;
; 17.141 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.081      ; 1.411      ;
; 17.145 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.081      ; 1.415      ;
; 17.160 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.081      ; 1.430      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.269 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.460     ; 0.053      ;
; 2.306 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.497     ; 0.053      ;
; 2.563 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.462     ; 0.345      ;
; 2.577 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.460     ; 0.361      ;
; 2.632 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.433     ; 0.443      ;
; 2.660 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.461     ; 0.443      ;
; 2.665 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.467     ; 0.442      ;
; 2.670 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.439     ; 0.475      ;
; 2.686 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.433     ; 0.497      ;
; 2.690 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.440     ; 0.494      ;
; 2.709 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.465     ; 0.488      ;
; 2.713 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.461     ; 0.496      ;
; 2.717 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.468     ; 0.493      ;
; 2.807 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.434     ; 0.617      ;
; 2.912 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.436     ; 0.720      ;
; 2.926 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 0.723      ;
; 2.926 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 0.723      ;
; 2.928 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.425     ; 0.747      ;
; 3.027 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.455     ; 0.816      ;
; 3.045 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.455     ; 0.834      ;
; 3.047 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.435     ; 0.856      ;
; 3.051 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.481     ; 0.814      ;
; 3.053 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.437     ; 0.860      ;
; 3.057 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.612     ; 0.689      ;
; 3.061 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.426     ; 0.879      ;
; 3.068 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.456     ; 0.856      ;
; 3.071 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.481     ; 0.834      ;
; 3.071 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 0.868      ;
; 3.073 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.436     ; 0.881      ;
; 3.073 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.426     ; 0.891      ;
; 3.087 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.454     ; 0.877      ;
; 3.089 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.436     ; 0.897      ;
; 3.093 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r3[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.482     ; 0.855      ;
; 3.099 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.454     ; 0.889      ;
; 3.100 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.426     ; 0.918      ;
; 3.110 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r3[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.463     ; 0.891      ;
; 3.112 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.454     ; 0.902      ;
; 3.123 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.464     ; 0.903      ;
; 3.126 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 0.751      ;
; 3.131 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.463     ; 0.912      ;
; 3.141 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.487     ; 0.898      ;
; 3.147 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.455     ; 0.936      ;
; 3.147 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r19[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 0.944      ;
; 3.157 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.461     ; 0.940      ;
; 3.157 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.428     ; 0.973      ;
; 3.158 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.426     ; 0.976      ;
; 3.169 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 0.967      ;
; 3.172 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.528     ; 0.888      ;
; 3.174 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.476     ; 0.942      ;
; 3.175 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 0.972      ;
; 3.192 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.793     ; 0.643      ;
; 3.198 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.427     ; 1.015      ;
; 3.203 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r17[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.438     ; 1.009      ;
; 3.204 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.438     ; 1.010      ;
; 3.213 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.463     ; 0.994      ;
; 3.215 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.410     ; 1.049      ;
; 3.216 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.426     ; 1.034      ;
; 3.226 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.454     ; 1.016      ;
; 3.226 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.024      ;
; 3.228 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.026      ;
; 3.231 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.648     ; 0.827      ;
; 3.240 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.038      ;
; 3.245 ; ALU:inst5|z[11] ; super_register_bank:inst2|r12[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.438     ; 1.051      ;
; 3.247 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.410     ; 1.081      ;
; 3.253 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.453     ; 1.044      ;
; 3.254 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.052      ;
; 3.256 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.437     ; 1.063      ;
; 3.259 ; ALU:inst5|z[12] ; super_register_bank:inst2|r3[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.829      ;
; 3.260 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.455     ; 1.049      ;
; 3.261 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.468     ; 1.037      ;
; 3.263 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.453     ; 1.054      ;
; 3.265 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.434     ; 1.075      ;
; 3.265 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r24[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.467     ; 1.042      ;
; 3.266 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.064      ;
; 3.266 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.464     ; 1.046      ;
; 3.267 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.462     ; 1.049      ;
; 3.267 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.425     ; 1.086      ;
; 3.268 ; ALU:inst5|z[15] ; super_register_bank:inst2|r13[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.441     ; 1.071      ;
; 3.268 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.441     ; 1.071      ;
; 3.268 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 1.065      ;
; 3.269 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.445     ; 1.068      ;
; 3.272 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.453     ; 1.063      ;
; 3.272 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.411     ; 1.105      ;
; 3.273 ; ALU:inst5|z[13] ; super_register_bank:inst2|r10[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.433     ; 1.084      ;
; 3.273 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 1.070      ;
; 3.274 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.434     ; 1.084      ;
; 3.275 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.456     ; 1.063      ;
; 3.275 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r12[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.438     ; 1.081      ;
; 3.275 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r18[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.447     ; 1.072      ;
; 3.275 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.465     ; 1.054      ;
; 3.283 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.464     ; 1.063      ;
; 3.284 ; ALU:inst5|z[10] ; super_register_bank:inst2|r5[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.452     ; 1.076      ;
; 3.284 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.432     ; 1.096      ;
; 3.284 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.495     ; 1.033      ;
; 3.285 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.482     ; 1.047      ;
; 3.285 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.533     ; 0.996      ;
; 3.285 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.474     ; 1.055      ;
; 3.291 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r20[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.474     ; 1.061      ;
; 3.293 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r21[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.446     ; 1.091      ;
; 3.293 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.475     ; 1.062      ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                       ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.322 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.182     ; 1.304      ;
; 7.601 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.184     ; 1.581      ;
; 7.626 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.177     ; 1.613      ;
; 7.734 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.182     ; 1.716      ;
; 7.809 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.177     ; 1.796      ;
; 7.972 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.177     ; 1.959      ;
; 8.288 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.177     ; 2.275      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.859 ; nRST      ; super_register_bank:inst2|r0[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r0[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r0[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r0[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r0[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r0[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r18[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.305      ;
; -1.858 ; nRST      ; super_register_bank:inst2|r1[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.004      ; 2.297      ;
; -1.858 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.004      ; 2.297      ;
; -1.858 ; nRST      ; super_register_bank:inst2|r26[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; nRST      ; super_register_bank:inst2|r26[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; nRST      ; super_register_bank:inst2|r26[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.006      ; 2.299      ;
; -1.857 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.003      ; 2.295      ;
; -1.857 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.003      ; 2.295      ;
; -1.857 ; nRST      ; super_register_bank:inst2|Working_register[3] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.003      ; 2.295      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r2[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r8[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.849 ; nRST      ; super_register_bank:inst2|r14[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.017      ; 2.301      ;
; -1.573 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.295      ;
; -1.573 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.295      ;
; -1.573 ; nRST      ; super_register_bank:inst2|r15[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.295      ;
; -1.573 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.295      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r16[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.298      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.293      ; 2.299      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.299      ; 2.305      ;
; -1.569 ; nRST      ; super_register_bank:inst2|r25[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.293      ; 2.297      ;
; -1.568 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.294      ; 2.297      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.566 ; nRST      ; super_register_bank:inst2|r14[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.290      ; 2.291      ;
; -1.565 ; nRST      ; super_register_bank:inst2|r1[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.291      ; 2.291      ;
; -1.565 ; nRST      ; super_register_bank:inst2|r1[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.291      ; 2.291      ;
; -1.565 ; nRST      ; super_register_bank:inst2|r1[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.291      ; 2.291      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r27[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.306      ; 2.305      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r27[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.306      ; 2.305      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r27[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.306      ; 2.305      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r27[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.306      ; 2.305      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r13[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.301      ; 2.299      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r13[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.301      ; 2.299      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r0[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.294      ; 2.292      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r13[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.301      ; 2.299      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r13[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.301      ; 2.299      ;
; -1.563 ; nRST      ; super_register_bank:inst2|r0[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.294      ; 2.292      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.856 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.856 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.856 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.856 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.856 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.856 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 2.288      ;
; -1.520 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 2.289      ;
; -1.520 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 2.289      ;
; -1.520 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 2.289      ;
; -1.520 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 2.289      ;
; -1.520 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 2.289      ;
; -1.242 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -1.242 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -1.242 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -1.242 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -1.242 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -1.242 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 2.174      ;
; -0.905 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 2.174      ;
; -0.905 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 2.174      ;
; -0.905 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 2.174      ;
; -0.905 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 2.174      ;
; -0.905 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 2.174      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.548 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.313      ; 2.296      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.317      ; 2.297      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.309      ; 2.288      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 2.293      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 2.293      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.314      ; 2.293      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 2.297      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 2.297      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 2.297      ;
; -1.544 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.318      ; 2.297      ;
; -1.520 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 2.293      ;
; -1.520 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 2.293      ;
; -1.520 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.338      ; 2.293      ;
; -0.933 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.313      ; 2.181      ;
; -0.931 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 2.180      ;
; -0.931 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 2.180      ;
; -0.931 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.314      ; 2.180      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.317      ; 2.182      ;
; -0.929 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.309      ; 2.173      ;
; -0.929 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 2.182      ;
; -0.929 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 2.182      ;
; -0.929 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 2.182      ;
; -0.929 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.318      ; 2.182      ;
; -0.907 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 2.180      ;
; -0.907 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 2.180      ;
; -0.907 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.338      ; 2.180      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.087 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.087 ; nRST      ; super_register_bank:inst2|r4[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.739      ; 2.080      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.069      ;
; 1.092 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.070      ;
; 1.100 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.070      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.070      ;
; 1.100 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.070      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.100 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.070      ;
; 1.100 ; nRST      ; super_register_bank:inst2|r13[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.071      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.071      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.072      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r23[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.071      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.071      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.716      ; 2.071      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r2[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r23[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.073      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.073      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.079      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.079      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.113 ; nRST      ; super_register_bank:inst2|r2[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r12[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.080      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.078      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.695      ; 2.069      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r6[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.070      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r6[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.070      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.070      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r6[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.070      ;
; 1.120 ; nRST      ; super_register_bank:inst2|r6[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.070      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.108 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.065      ;
; 1.108 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.065      ;
; 1.108 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.065      ;
; 1.108 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.065      ;
; 1.108 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.459 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.065      ;
; 1.732 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.703      ; 2.189      ;
; 1.732 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.703      ; 2.189      ;
; 1.732 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.703      ; 2.189      ;
; 1.732 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.703      ; 2.189      ;
; 1.732 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.703      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
; 2.083 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.352      ; 2.189      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.110 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 2.071      ;
; 1.110 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 2.071      ;
; 1.110 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.707      ; 2.071      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.677      ; 2.064      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.133 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.686      ; 2.073      ;
; 1.135 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 2.071      ;
; 1.135 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 2.071      ;
; 1.135 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 2.071      ;
; 1.137 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.682      ; 2.073      ;
; 1.732 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 2.193      ;
; 1.732 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 2.193      ;
; 1.732 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.707      ; 2.193      ;
; 1.756 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.196      ;
; 1.756 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.196      ;
; 1.756 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.196      ;
; 1.756 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.196      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.677      ; 2.188      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.197      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.197      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.197      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 2.193      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.686      ; 2.197      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 2.193      ;
; 1.757 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 2.193      ;
; 1.760 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.682      ; 2.196      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -5.229 ; -414.644      ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -5.173 ; -68.430       ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -3.961 ; -85.750       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.885 ; -32.363       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -2.416 ; -884.448      ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.241 ; -1.241        ;
; nRST                                                                                                     ; 1.398  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 12.090 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -1.331 ; -1.331        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.479 ; -0.718        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.230 ; -0.782        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.100 ; -0.523        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.187  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 0.706  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 1.496  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 6.740  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.426 ; -583.276      ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.424 ; -14.664       ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; -1.239 ; -19.737       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.738 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.747 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.749 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.315 ; -15.786       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.303  ; 0.000         ;
; de0_clk                                                                                                  ; 9.584  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 9.750  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 9.773  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 9.781  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 9.783  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 9.783  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.229 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.234      ;
; -5.165 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.170      ;
; -5.161 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.166      ;
; -5.097 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.102      ;
; -5.093 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.098      ;
; -5.029 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.034      ;
; -5.025 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 2.030      ;
; -4.961 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.966      ;
; -4.957 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.962      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.952 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.771      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.947 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.761      ;
; -4.893 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.898      ;
; -4.889 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.894      ;
; -4.880 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.696      ;
; -4.875 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.686      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.872 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.688      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.867 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.678      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.860 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.676      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.855 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.666      ;
; -4.849 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.665      ;
; -4.849 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.665      ;
; -4.849 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.665      ;
; -4.849 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.665      ;
; -4.849 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.611     ; 1.665      ;
; -4.844 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.655      ;
; -4.844 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.655      ;
; -4.844 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.655      ;
; -4.844 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.655      ;
; -4.844 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.655      ;
; -4.825 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.830      ;
; -4.821 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.826      ;
; -4.757 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.762      ;
; -4.753 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.758      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.720 ; Block1:inst10|SR_OUT ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.539      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.715 ; Block1:inst10|B1OUT  ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.529      ;
; -4.689 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.422     ; 1.694      ;
; -4.687 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[15]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.424     ; 1.690      ;
; -4.676 ; Block1:inst10|B1OUT  ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.613     ; 1.490      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
; -4.672 ; Block1:inst10|B1OUT  ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.483      ;
+--------+----------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -5.173 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.850      ;
; -5.094 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.771      ;
; -5.039 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.716      ;
; -4.943 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.643      ;
; -4.872 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.549      ;
; -4.864 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.564      ;
; -4.809 ; MIR:MIR1|SelA_OUT[3]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.509      ;
; -4.784 ; super_register_bank:inst2|r26[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.699      ; 5.466      ;
; -4.771 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.505      ; 5.259      ;
; -4.764 ; super_register_bank:inst2|r20[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.512      ; 5.259      ;
; -4.763 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.692      ; 5.438      ;
; -4.751 ; super_register_bank:inst2|r24[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.511      ; 5.245      ;
; -4.741 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.501      ; 5.225      ;
; -4.728 ; super_register_bank:inst2|r22[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 5.202      ;
; -4.721 ; super_register_bank:inst2|r21[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.398      ;
; -4.704 ; super_register_bank:inst2|r18[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.381      ;
; -4.691 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.692      ; 5.366      ;
; -4.686 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 5.363      ;
; -4.674 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.516      ; 5.173      ;
; -4.660 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.692      ; 5.335      ;
; -4.642 ; MIR:MIR1|SelA_OUT[2]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.342      ;
; -4.634 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.516      ; 5.133      ;
; -4.633 ; super_register_bank:inst2|r15[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.501      ; 5.117      ;
; -4.620 ; super_register_bank:inst2|r16[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.513      ; 5.116      ;
; -4.605 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 5.079      ;
; -4.584 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 5.058      ;
; -4.580 ; MIR:MIR1|SelB_OUT[1]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.759      ; 6.091      ;
; -4.578 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.474      ; 5.035      ;
; -4.576 ; super_register_bank:inst2|r25[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 5.050      ;
; -4.561 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.505      ; 5.049      ;
; -4.554 ; super_register_bank:inst2|r26[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.953      ; 6.259      ;
; -4.548 ; super_register_bank:inst2|r7[15]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.508      ; 5.039      ;
; -4.544 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 5.013      ;
; -4.536 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.487      ; 5.006      ;
; -4.534 ; super_register_bank:inst2|r20[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.766      ; 6.052      ;
; -4.533 ; super_register_bank:inst2|r2[7]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.946      ; 6.231      ;
; -4.527 ; super_register_bank:inst2|r11[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.503      ; 5.013      ;
; -4.524 ; super_register_bank:inst2|r23[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.506      ; 5.013      ;
; -4.523 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 4.997      ;
; -4.522 ; super_register_bank:inst2|r6[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 5.003      ;
; -4.521 ; super_register_bank:inst2|r24[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.765      ; 6.038      ;
; -4.516 ; super_register_bank:inst2|r2[11]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.985      ;
; -4.511 ; super_register_bank:inst2|r15[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.755      ; 6.018      ;
; -4.498 ; super_register_bank:inst2|r22[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.745      ; 5.995      ;
; -4.498 ; super_register_bank:inst2|r17[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.967      ;
; -4.496 ; super_register_bank:inst2|r2[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.965      ;
; -4.491 ; super_register_bank:inst2|r21[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.191      ;
; -4.474 ; super_register_bank:inst2|r18[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.174      ;
; -4.467 ; super_register_bank:inst2|r25[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.487      ; 4.937      ;
; -4.461 ; super_register_bank:inst2|r14[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.946      ; 6.159      ;
; -4.457 ; super_register_bank:inst2|r22[3]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 4.931      ;
; -4.456 ; super_register_bank:inst2|r0[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.948      ; 6.156      ;
; -4.450 ; super_register_bank:inst2|r11[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.503      ; 4.936      ;
; -4.444 ; super_register_bank:inst2|r0[8]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.770      ; 5.966      ;
; -4.432 ; super_register_bank:inst2|r24[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.502      ; 4.917      ;
; -4.430 ; super_register_bank:inst2|r8[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.946      ; 6.128      ;
; -4.422 ; super_register_bank:inst2|r11[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.503      ; 4.908      ;
; -4.412 ; super_register_bank:inst2|r19[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 4.886      ;
; -4.411 ; super_register_bank:inst2|r19[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.517      ; 4.911      ;
; -4.410 ; super_register_bank:inst2|r9[10]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 4.891      ;
; -4.407 ; super_register_bank:inst2|r15[15] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.501      ; 4.891      ;
; -4.404 ; super_register_bank:inst2|r0[2]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.770      ; 5.926      ;
; -4.403 ; super_register_bank:inst2|r15[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.755      ; 5.910      ;
; -4.394 ; super_register_bank:inst2|r12[5]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.488      ; 4.865      ;
; -4.390 ; super_register_bank:inst2|r16[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.767      ; 5.909      ;
; -4.383 ; super_register_bank:inst2|r16[1]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.502      ; 4.868      ;
; -4.375 ; super_register_bank:inst2|r21[8]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.745      ; 5.872      ;
; -4.370 ; MIR:MIR1|SelB_OUT[5]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.759      ; 5.881      ;
; -4.366 ; super_register_bank:inst2|r20[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.506      ; 4.855      ;
; -4.364 ; super_register_bank:inst2|r10[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.483      ; 4.830      ;
; -4.357 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.956      ; 6.645      ;
; -4.355 ; super_register_bank:inst2|r2[12]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.824      ;
; -4.354 ; super_register_bank:inst2|r22[5]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.745      ; 5.851      ;
; -4.352 ; super_register_bank:inst2|r2[15]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.821      ;
; -4.348 ; super_register_bank:inst2|r4[5]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.728      ; 5.828      ;
; -4.346 ; super_register_bank:inst2|r25[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.745      ; 5.843      ;
; -4.344 ; super_register_bank:inst2|r10[10] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.483      ; 4.810      ;
; -4.339 ; super_register_bank:inst2|r0[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.516      ; 4.838      ;
; -4.331 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.848      ; 6.675      ;
; -4.327 ; MIR:MIR1|SelA_OUT[1]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.849      ; 6.660      ;
; -4.325 ; super_register_bank:inst2|r2[11]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.740      ; 5.817      ;
; -4.322 ; super_register_bank:inst2|r0[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 4.999      ;
; -4.320 ; super_register_bank:inst2|r22[7]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 4.794      ;
; -4.317 ; super_register_bank:inst2|r9[5]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 4.798      ;
; -4.314 ; super_register_bank:inst2|r17[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.740      ; 5.806      ;
; -4.313 ; super_register_bank:inst2|r7[3]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.488      ; 4.784      ;
; -4.311 ; super_register_bank:inst2|r11[15] ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 4.792      ;
; -4.306 ; super_register_bank:inst2|r2[1]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.741      ; 5.799      ;
; -4.304 ; super_register_bank:inst2|r2[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.486      ; 4.773      ;
; -4.297 ; super_register_bank:inst2|r11[7]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.757      ; 5.806      ;
; -4.295 ; super_register_bank:inst2|r9[2]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 4.776      ;
; -4.294 ; super_register_bank:inst2|r23[10] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.760      ; 5.806      ;
; -4.294 ; super_register_bank:inst2|r9[7]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.498      ; 4.775      ;
; -4.293 ; super_register_bank:inst2|r22[1]  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.745      ; 5.790      ;
; -4.292 ; super_register_bank:inst2|r6[7]   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.752      ; 5.796      ;
; -4.286 ; super_register_bank:inst2|r22[9]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.491      ; 4.760      ;
; -4.284 ; super_register_bank:inst2|r4[8]   ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.507      ; 4.774      ;
; -4.283 ; super_register_bank:inst2|r0[14]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.483      ; 4.749      ;
; -4.280 ; super_register_bank:inst2|r18[8]  ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.694      ; 4.957      ;
; -4.278 ; MIR:MIR1|SelA_OUT[0]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.956      ; 6.566      ;
+--------+-----------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.961 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.092     ; 0.296      ;
; -3.715 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.092     ; 0.050      ;
; -3.714 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.091     ; 0.050      ;
; -3.664 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.041     ; 0.050      ;
; -3.664 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.041     ; 0.050      ;
; -3.663 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.040     ; 0.050      ;
; -3.663 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.040     ; 0.050      ;
; -3.663 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.040     ; 0.050      ;
; -3.661 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.038     ; 0.050      ;
; -3.647 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.024     ; 0.050      ;
; -3.647 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.024     ; 0.050      ;
; -3.646 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.023     ; 0.050      ;
; -3.642 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.019     ; 0.050      ;
; -3.640 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.017     ; 0.050      ;
; -3.575 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.206     ; 0.296      ;
; -3.329 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.206     ; 0.050      ;
; -3.328 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.205     ; 0.050      ;
; -3.278 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.155     ; 0.050      ;
; -3.278 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.155     ; 0.050      ;
; -3.277 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.154     ; 0.050      ;
; -3.277 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.154     ; 0.050      ;
; -3.277 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.154     ; 0.050      ;
; -3.275 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.152     ; 0.050      ;
; -3.261 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.138     ; 0.050      ;
; -3.261 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.138     ; 0.050      ;
; -3.260 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.137     ; 0.050      ;
; -3.256 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.133     ; 0.050      ;
; -3.254 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.131     ; 0.050      ;
; -1.687 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.103     ; 2.139      ;
; -1.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.103     ; 2.133      ;
; -1.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.103     ; 2.131      ;
; -1.677 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.313      ;
; -1.677 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.313      ;
; -1.677 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.313      ;
; -1.677 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.313      ;
; -1.668 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.103     ; 2.120      ;
; -1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.296      ;
; -1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.296      ;
; -1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.296      ;
; -1.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 2.296      ;
; -1.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.078      ; 2.258      ;
; -1.545 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.073      ; 2.173      ;
; -1.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 2.171      ;
; -1.517 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 2.164      ;
; -1.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 2.130      ;
; -1.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 2.130      ;
; -1.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 2.111      ;
; -1.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 2.111      ;
; -1.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.103     ; 2.139      ;
; -1.182 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.062      ; 1.799      ;
; -1.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.103     ; 2.133      ;
; -1.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.103     ; 2.131      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.313      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.313      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.313      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.313      ;
; -1.168 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.103     ; 2.120      ;
; -1.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.296      ;
; -1.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.296      ;
; -1.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.296      ;
; -1.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 2.296      ;
; -1.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.078      ; 2.258      ;
; -1.045 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.073      ; 2.173      ;
; -1.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 2.171      ;
; -1.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 2.164      ;
; -0.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 2.130      ;
; -0.995 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 2.130      ;
; -0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 2.111      ;
; -0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 2.111      ;
; -0.774 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.975     ; 0.226      ;
; -0.762 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.108     ; 1.186      ;
; -0.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.062      ; 1.799      ;
; -0.224 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.108     ; 1.148      ;
; 10.317 ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.294     ; 1.376      ;
; 10.342 ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.294     ; 1.351      ;
; 10.342 ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 12.000       ; -0.295     ; 1.350      ;
; 19.601 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.350      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.885 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.040      ; 5.998      ;
; -2.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.450      ; 6.314      ;
; -2.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.451      ; 6.041      ;
; -2.409 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.313      ;
; -2.398 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 5.312      ;
; -2.380 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 5.294      ;
; -2.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.375      ; 5.929      ;
; -2.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.374      ; 6.017      ;
; -2.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.382      ; 5.905      ;
; -2.288 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.726      ; 6.314      ;
; -2.266 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 5.180      ;
; -2.219 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 5.133      ;
; -2.216 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 5.130      ;
; -2.214 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.118      ;
; -2.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.727      ; 6.035      ;
; -2.155 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.383      ; 5.736      ;
; -2.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.383      ; 5.828      ;
; -2.137 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 5.037      ;
; -2.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.392      ; 5.676      ;
; -2.083 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 4.997      ;
; -2.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.651      ; 5.929      ;
; -2.074 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.841      ; 4.988      ;
; -2.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.650      ; 6.017      ;
; -2.064 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.450      ; 6.314      ;
; -2.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.658      ; 5.905      ;
; -2.040 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.395      ; 5.635      ;
; -1.985 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.394      ; 5.577      ;
; -1.957 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.395      ; 5.645      ;
; -1.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.451      ; 6.035      ;
; -1.944 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.038      ; 5.055      ;
; -1.935 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.394      ; 5.623      ;
; -1.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.659      ; 5.736      ;
; -1.875 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.659      ; 5.828      ;
; -1.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.375      ; 5.929      ;
; -1.850 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.374      ; 6.017      ;
; -1.848 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.394      ; 5.535      ;
; -1.824 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.382      ; 5.905      ;
; -1.810 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.668      ; 5.676      ;
; -1.809 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.040      ; 4.922      ;
; -1.788 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.726      ; 6.314      ;
; -1.787 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 4.687      ;
; -1.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.671      ; 5.635      ;
; -1.709 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.670      ; 5.577      ;
; -1.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.727      ; 6.041      ;
; -1.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.671      ; 5.645      ;
; -1.673 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.040      ; 4.786      ;
; -1.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.670      ; 5.623      ;
; -1.655 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.383      ; 5.736      ;
; -1.651 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.383      ; 5.828      ;
; -1.586 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.392      ; 5.676      ;
; -1.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.651      ; 5.929      ;
; -1.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.650      ; 6.017      ;
; -1.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.670      ; 5.535      ;
; -1.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.173      ; 5.016      ;
; -1.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.658      ; 5.905      ;
; -1.540 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.395      ; 5.635      ;
; -1.486 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 4.386      ;
; -1.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.394      ; 5.577      ;
; -1.457 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.395      ; 5.645      ;
; -1.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.394      ; 5.623      ;
; -1.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.659      ; 5.736      ;
; -1.375 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.659      ; 5.828      ;
; -1.348 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.394      ; 5.535      ;
; -1.340 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.827      ; 4.240      ;
; -1.310 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.668      ; 5.676      ;
; -1.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.168      ; 4.538      ;
; -1.264 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.671      ; 5.635      ;
; -1.209 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.670      ; 5.577      ;
; -1.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.671      ; 5.645      ;
; -1.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.670      ; 5.623      ;
; -1.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.670      ; 5.535      ;
; -1.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 5.016      ;
; -0.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.168      ; 4.538      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.416 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.284     ; 1.059      ;
; -2.378 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.175     ; 1.130      ;
; -2.350 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.280     ; 0.997      ;
; -2.326 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.167     ; 1.086      ;
; -2.291 ; ALU:inst5|z[14] ; super_register_bank:inst2|r18[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.280     ; 0.938      ;
; -2.270 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.278     ; 0.919      ;
; -2.268 ; ALU:inst5|z[11] ; super_register_bank:inst2|r13[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.970     ; 1.225      ;
; -2.237 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 1.058      ;
; -2.232 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.993      ;
; -2.229 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.286     ; 0.870      ;
; -2.227 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.977     ; 1.177      ;
; -2.221 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.291     ; 0.857      ;
; -2.173 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.105     ; 0.995      ;
; -2.170 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.100     ; 0.997      ;
; -2.168 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.984     ; 1.111      ;
; -2.160 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.169     ; 0.918      ;
; -2.157 ; ALU:inst5|z[14] ; super_register_bank:inst2|r19[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.085     ; 0.999      ;
; -2.154 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.173     ; 0.908      ;
; -2.152 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.165     ; 0.914      ;
; -2.150 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.220     ; 0.857      ;
; -2.146 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r2[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.907      ;
; -2.145 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.174     ; 0.898      ;
; -2.145 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.220     ; 0.852      ;
; -2.145 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r4[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.989     ; 1.083      ;
; -2.144 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.175     ; 0.896      ;
; -2.141 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r24[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.984     ; 1.084      ;
; -2.135 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r14[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.896      ;
; -2.135 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.976     ; 1.086      ;
; -2.134 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.971     ; 1.090      ;
; -2.131 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.168     ; 0.890      ;
; -2.131 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.985     ; 1.073      ;
; -2.128 ; ALU:inst5|z[12] ; super_register_bank:inst2|r2[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.087     ; 0.968      ;
; -2.127 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r3[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.994     ; 1.060      ;
; -2.127 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r20[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.989     ; 1.065      ;
; -2.126 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.175     ; 0.878      ;
; -2.123 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.085     ; 0.965      ;
; -2.123 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.286     ; 0.764      ;
; -2.120 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.957     ; 1.090      ;
; -2.117 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.989     ; 1.055      ;
; -2.115 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.168     ; 0.874      ;
; -2.113 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.980     ; 1.060      ;
; -2.113 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.167     ; 0.873      ;
; -2.109 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 0.930      ;
; -2.100 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r2[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.167     ; 0.860      ;
; -2.099 ; ALU:inst5|z[14] ; super_register_bank:inst2|r12[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.100     ; 0.926      ;
; -2.097 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.168     ; 0.856      ;
; -2.096 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.116     ; 0.907      ;
; -2.094 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.975     ; 1.046      ;
; -2.094 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r1[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.174     ; 0.847      ;
; -2.094 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.174     ; 0.847      ;
; -2.093 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.104     ; 0.916      ;
; -2.090 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.078     ; 0.939      ;
; -2.087 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.102     ; 0.912      ;
; -2.084 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r26[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.974     ; 1.037      ;
; -2.083 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.167     ; 0.843      ;
; -2.077 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.088     ; 0.916      ;
; -2.076 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.988     ; 1.015      ;
; -2.073 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.834      ;
; -2.072 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.102     ; 0.897      ;
; -2.072 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r10[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.967     ; 1.032      ;
; -2.071 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r21[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.222     ; 0.776      ;
; -2.069 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.984     ; 1.012      ;
; -2.066 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r21[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.973     ; 1.020      ;
; -2.065 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r3[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.985     ; 1.007      ;
; -2.061 ; ALU:inst5|z[13] ; super_register_bank:inst2|r14[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.172     ; 0.816      ;
; -2.060 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.096     ; 0.891      ;
; -2.058 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.100     ; 0.885      ;
; -2.058 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 0.879      ;
; -2.055 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.971     ; 1.011      ;
; -2.052 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 0.873      ;
; -2.049 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.091     ; 0.885      ;
; -2.048 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.085     ; 0.890      ;
; -2.048 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.112     ; 0.863      ;
; -2.048 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.038     ; 0.937      ;
; -2.048 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r26[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.174     ; 0.801      ;
; -2.045 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.091     ; 0.881      ;
; -2.045 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.984     ; 0.988      ;
; -2.043 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.082     ; 0.888      ;
; -2.043 ; ALU:inst5|z[12] ; super_register_bank:inst2|r24[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.111     ; 0.859      ;
; -2.043 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.284     ; 0.686      ;
; -2.042 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r13[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.992     ; 0.977      ;
; -2.040 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.167     ; 0.800      ;
; -2.038 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.997     ; 0.968      ;
; -2.038 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.222     ; 0.743      ;
; -2.037 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.098     ; 0.866      ;
; -2.037 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r3[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.992     ; 0.972      ;
; -2.036 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r6[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.981     ; 0.982      ;
; -2.035 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r20[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.988     ; 0.974      ;
; -2.034 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r5[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.978     ; 0.983      ;
; -2.033 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.096     ; 0.864      ;
; -2.032 ; ALU:inst5|z[12] ; super_register_bank:inst2|r11[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.102     ; 0.857      ;
; -2.032 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r1[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.976     ; 0.983      ;
; -2.032 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r8[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.793      ;
; -2.030 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r17[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.029     ; 0.928      ;
; -2.030 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r22[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.973     ; 0.984      ;
; -2.030 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r20[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -1.989     ; 0.968      ;
; -2.028 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.169     ; 0.786      ;
; -2.026 ; ALU:inst5|z[14] ; super_register_bank:inst2|r7[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.102     ; 0.851      ;
; -2.025 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r8[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.166     ; 0.786      ;
; -2.024 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r2[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.023     ; 0.928      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.241 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.060      ; 1.750      ;
; -0.835 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.119     ; 0.665      ;
; -0.464 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.060      ; 1.473      ;
; 2.882  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.126     ; 1.001      ;
; 2.887  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.126     ; 0.996      ;
; 2.908  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.126     ; 0.975      ;
; 3.128  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.083      ; 0.964      ;
; 3.182  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.083      ; 0.910      ;
; 3.192  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.083      ; 0.900      ;
; 3.193  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.083      ; 0.899      ;
; 3.254  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.083      ; 0.838      ;
; 3.524  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 2.130      ; 2.615      ;
; 13.531 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 14.000       ; 2.130      ; 2.608      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.398 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.061      ; 2.120      ;
; 1.437 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.061      ; 2.081      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                       ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.090 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.261     ; 1.636      ;
; 12.314 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.261     ; 1.412      ;
; 12.459 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.261     ; 1.267      ;
; 12.500 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.265     ; 1.222      ;
; 12.592 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.268     ; 1.127      ;
; 12.598 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.261     ; 1.128      ;
; 12.821 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 14.000       ; -0.265     ; 0.901      ;
+--------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.331 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.249      ; 1.998      ;
; -1.294 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.249      ; 2.035      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.283      ; 3.932      ;
; -0.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.169      ; 3.938      ;
; -0.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.284      ; 4.173      ;
; -0.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.170      ; 4.173      ;
; 0.007  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.283      ; 3.938      ;
; 0.064  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.213      ; 4.405      ;
; 0.115  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.169      ; 3.932      ;
; 0.152  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.213      ; 4.493      ;
; 0.167  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 4.520      ;
; 0.184  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.099      ; 4.411      ;
; 0.226  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 4.579      ;
; 0.241  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.284      ; 4.173      ;
; 0.244  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.223      ; 4.595      ;
; 0.262  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 4.615      ;
; 0.266  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.226      ; 4.620      ;
; 0.266  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.099      ; 4.493      ;
; 0.270  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.226      ; 4.624      ;
; 0.287  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.111      ; 4.526      ;
; 0.296  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.203      ; 4.627      ;
; 0.303  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.497      ; 3.928      ;
; 0.326  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.502      ; 3.956      ;
; 0.346  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.212      ; 4.686      ;
; 0.346  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.111      ; 4.585      ;
; 0.348  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.205      ; 4.681      ;
; 0.355  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.170      ; 4.173      ;
; 0.358  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.109      ; 4.595      ;
; 0.382  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.111      ; 4.621      ;
; 0.386  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.112      ; 4.626      ;
; 0.390  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.112      ; 4.630      ;
; 0.410  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.089      ; 4.627      ;
; 0.462  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.091      ; 4.681      ;
; 0.466  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.098      ; 4.692      ;
; 0.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.213      ; 4.411      ;
; 0.632  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.213      ; 4.493      ;
; 0.653  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.225      ; 4.526      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.099      ; 4.405      ;
; 0.712  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.225      ; 4.585      ;
; 0.716  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.407      ; 3.703      ;
; 0.724  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.223      ; 4.595      ;
; 0.746  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.099      ; 4.493      ;
; 0.748  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.225      ; 4.621      ;
; 0.752  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.226      ; 4.626      ;
; 0.756  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.226      ; 4.630      ;
; 0.761  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.111      ; 4.520      ;
; 0.776  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.203      ; 4.627      ;
; 0.783  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.497      ; 3.928      ;
; 0.805  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.502      ; 3.955      ;
; 0.820  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.111      ; 4.579      ;
; 0.828  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.205      ; 4.681      ;
; 0.832  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.212      ; 4.692      ;
; 0.838  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.109      ; 4.595      ;
; 0.845  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.612      ; 4.037      ;
; 0.856  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.111      ; 4.615      ;
; 0.860  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.112      ; 4.620      ;
; 0.864  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.112      ; 4.624      ;
; 0.890  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.089      ; 4.627      ;
; 0.940  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.098      ; 4.686      ;
; 0.942  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.091      ; 4.681      ;
; 1.045  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.612      ; 4.237      ;
; 1.088  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.610      ; 4.278      ;
; 1.163  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.407      ; 4.150      ;
; 1.194  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.407      ; 4.181      ;
; 1.202  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.203      ;
; 1.253  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.254      ;
; 1.267  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.407      ; 4.254      ;
; 1.357  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.411      ; 4.348      ;
; 1.393  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.394      ;
; 1.403  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.404      ;
; 1.478  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.479      ;
; 1.606  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.607      ;
; 1.622  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.411      ; 4.613      ;
; 1.644  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.421      ; 4.645      ;
; 2.209  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.612      ; 5.401      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                             ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.230 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.066      ; 1.941      ;
; -0.191 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.066      ; 1.980      ;
; -0.150 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.066      ; 2.021      ;
; -0.127 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.066      ; 2.044      ;
; -0.084 ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.177      ; 2.198      ;
; 0.000  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.119      ; 2.224      ;
; 0.096  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.266      ;
; 0.107  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.277      ;
; 0.112  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.183      ; 2.400      ;
; 0.139  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.064      ; 2.308      ;
; 0.150  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 0.867      ; 1.122      ;
; 0.163  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.333      ;
; 0.176  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.176      ; 2.432      ;
; 0.184  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.354      ;
; 0.218  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.072      ; 2.395      ;
; 0.249  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.071      ; 2.425      ;
; 0.257  ; super_register_bank:inst2|Working_register[0] ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.971      ; 2.308      ;
; 0.266  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.436      ;
; 0.299  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.065      ; 2.469      ;
; 0.367  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.066      ; 2.058      ;
; 0.374  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.439      ;
; 0.436  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.038      ; 2.554      ;
; 0.442  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.507      ;
; 0.442  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.066      ; 2.133      ;
; 0.450  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.979      ; 2.509      ;
; 0.479  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.066      ; 2.170      ;
; 0.497  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.066      ; 2.188      ;
; 0.505  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.687      ;
; 0.515  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.691      ;
; 0.516  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.091      ; 2.687      ;
; 0.518  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.867      ; 1.010      ;
; 0.561  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.177      ; 2.363      ;
; 0.563  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.994      ; 2.637      ;
; 0.572  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.637      ;
; 0.573  ; super_register_bank:inst2|Working_register[4] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.638      ;
; 0.573  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.119      ; 2.317      ;
; 0.574  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.756      ;
; 0.576  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.091      ; 2.747      ;
; 0.578  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.222      ; 2.880      ;
; 0.579  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.761      ;
; 0.586  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.979      ; 2.645      ;
; 0.588  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.764      ;
; 0.589  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.765      ;
; 0.592  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.986      ; 2.658      ;
; 0.600  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.983      ; 2.663      ;
; 0.602  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.784      ;
; 0.606  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.671      ;
; 0.607  ; constant_reg:inst6|k_out[10]                  ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.983      ; 2.670      ;
; 0.612  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.788      ;
; 0.615  ; MIR:MIR2|ALUC_OUT[3]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.980      ; 2.675      ;
; 0.616  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.981      ; 2.677      ;
; 0.621  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.686      ;
; 0.624  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.085      ; 2.789      ;
; 0.626  ; MIR:MIR1|KMux_OUT                             ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.994      ; 2.700      ;
; 0.626  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.032      ; 2.738      ;
; 0.634  ; super_register_bank:inst2|r14[0]              ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.000      ; 2.714      ;
; 0.636  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.701      ;
; 0.640  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.822      ;
; 0.647  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.711      ;
; 0.649  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.990      ; 2.719      ;
; 0.649  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.038      ; 2.767      ;
; 0.650  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.714      ;
; 0.654  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.830      ;
; 0.659  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.991      ; 2.730      ;
; 0.659  ; constant_reg:inst6|k_out[12]                  ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.091      ; 2.830      ;
; 0.660  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.293      ; 3.033      ;
; 0.663  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.727      ;
; 0.664  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.728      ;
; 0.665  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.730      ;
; 0.668  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.983      ; 2.731      ;
; 0.671  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.167      ; 2.918      ;
; 0.672  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.737      ;
; 0.674  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.287      ; 3.041      ;
; 0.676  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.979      ; 2.735      ;
; 0.679  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.038      ; 2.797      ;
; 0.680  ; MIR:MIR1|SelA_OUT[0]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.286      ; 3.046      ;
; 0.684  ; MIR:MIR1|SelB_OUT[1]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.988      ; 2.752      ;
; 0.684  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.183      ; 2.492      ;
; 0.685  ; MIR:MIR2|ALUC_OUT[2]                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.980      ; 2.745      ;
; 0.687  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.752      ;
; 0.687  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.751      ;
; 0.690  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.754      ;
; 0.692  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.176      ; 2.948      ;
; 0.692  ; MIR:MIR2|ALUC_OUT[0]                          ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.065      ; 2.382      ;
; 0.694  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.758      ;
; 0.694  ; MIR:MIR1|SelA_OUT[3]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.169      ; 2.943      ;
; 0.695  ; MIR:MIR1|SelB_OUT[5]                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.988      ; 2.763      ;
; 0.697  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.984      ; 2.761      ;
; 0.698  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.983      ; 2.761      ;
; 0.699  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.102      ; 2.881      ;
; 0.702  ; MIR:MIR1|SelA_OUT[2]                          ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.169      ; 2.951      ;
; 0.707  ; super_register_bank:inst2|r0[5]               ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.168      ; 2.955      ;
; 0.707  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.286      ; 3.073      ;
; 0.707  ; super_register_bank:inst2|Working_register[3] ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.176      ; 2.963      ;
; 0.709  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.286      ; 3.075      ;
; 0.713  ; constant_reg:inst6|k_out[8]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.889      ;
; 0.714  ; MIR:MIR2|ALUC_OUT[1]                          ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.890      ;
; 0.715  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.038      ; 2.833      ;
; 0.716  ; super_register_bank:inst2|r9[0]               ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.985      ; 2.781      ;
; 0.717  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.990      ; 2.787      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.100 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.031      ;
; -0.044 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.087      ;
; -0.043 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.088      ;
; -0.043 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.088      ;
; -0.043 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.088      ;
; -0.042 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.089      ;
; -0.042 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.089      ;
; -0.042 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.089      ;
; -0.042 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.089      ;
; -0.041 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.090      ;
; -0.041 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.090      ;
; 0.268  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.253      ; 2.605      ;
; 0.268  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.585      ;
; 0.271  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.588      ;
; 0.288  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.238      ; 2.610      ;
; 0.291  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.631      ;
; 0.292  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.423      ;
; 0.296  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.304  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; fetch:inst4|PC[0]~_emulated                       ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; fetch:inst4|PC[4]~_emulated                       ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308  ; fetch:inst4|PC[1]~_emulated                       ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.320  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.448      ;
; 0.321  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.638      ;
; 0.324  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.641      ;
; 0.334  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.651      ;
; 0.337  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.654      ;
; 0.357  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.358  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.486      ;
; 0.358  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.486      ;
; 0.359  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.487      ;
; 0.359  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.487      ;
; 0.359  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.487      ;
; 0.360  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.488      ;
; 0.362  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.253      ; 2.699      ;
; 0.364  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.492      ;
; 0.365  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.365  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.493      ;
; 0.366  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.366  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.368  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.373  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.374  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.253      ; 2.711      ;
; 0.380  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.238      ; 2.702      ;
; 0.383  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.723      ;
; 0.384  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.387  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.704      ;
; 0.388  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.507      ;
; 0.390  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.238      ; 2.712      ;
; 0.390  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.707      ;
; 0.392  ; fetch:inst4|PC[2]~_emulated                       ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.511      ;
; 0.395  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.712      ;
; 0.398  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.715      ;
; 0.398  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.715      ;
; 0.399  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.739      ;
; 0.400  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.717      ;
; 0.401  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.720      ;
; 0.401  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.718      ;
; 0.406  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.540      ;
; 0.406  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~43        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.540      ;
; 0.407  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.538      ;
; 0.407  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.541      ;
; 0.409  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~32        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.543      ;
; 0.416  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 2.547      ;
; 0.438  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.778      ;
; 0.446  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.451  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.453  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.770      ;
; 0.454  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.588      ;
; 0.454  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.773      ;
; 0.454  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.771      ;
; 0.455  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.587      ;
; 0.459  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; carry_block:inst8|cy                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.556 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.980      ;
; 0.997 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.312      ; 1.621      ;
; 1.052 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.324      ; 1.688      ;
; 1.099 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.135      ; 1.023      ;
; 1.202 ; ALU:inst5|cy_out                                                                                         ; carry_block:inst8|cy         ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.699     ; 0.187      ;
; 1.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.860      ;
; 1.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.862      ;
; 1.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.850      ;
; 1.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.858      ;
; 1.301 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.957      ;
; 1.320 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.963      ;
; 1.357 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.001      ;
; 1.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.002      ;
; 1.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.329      ; 2.004      ;
; 1.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.013      ;
; 1.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.021      ;
; 1.378 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.022      ;
; 1.382 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.026      ;
; 1.383 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.027      ;
; 1.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 2.031      ;
; 1.450 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.902      ;
; 1.455 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.907      ;
; 1.459 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.911      ;
; 1.466 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 1.918      ;
; 1.497 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.312      ; 1.621      ;
; 1.552 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.324      ; 1.688      ;
; 1.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.860      ;
; 1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.862      ;
; 1.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.850      ;
; 1.715 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.858      ;
; 1.801 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.957      ;
; 1.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.963      ;
; 1.857 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.001      ;
; 1.858 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.002      ;
; 1.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.329      ; 2.004      ;
; 1.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.013      ;
; 1.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.021      ;
; 1.878 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.022      ;
; 1.882 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.026      ;
; 1.883 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.027      ;
; 1.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 2.031      ;
; 1.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.140      ; 1.902      ;
; 1.955 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.140      ; 1.907      ;
; 1.959 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.140      ; 1.911      ;
; 1.966 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR1|SelA_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.140      ; 1.918      ;
; 2.899 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.052     ; 0.031      ;
; 2.900 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.053     ; 0.031      ;
; 2.903 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.056     ; 0.031      ;
; 2.904 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.057     ; 0.031      ;
; 2.904 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.057     ; 0.031      ;
; 2.917 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.070     ; 0.031      ;
; 2.919 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.072     ; 0.031      ;
; 2.919 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.072     ; 0.031      ;
; 2.919 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.072     ; 0.031      ;
; 2.920 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.073     ; 0.031      ;
; 2.920 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.073     ; 0.031      ;
; 2.968 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.121     ; 0.031      ;
; 2.969 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.122     ; 0.031      ;
; 3.201 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.122     ; 0.263      ;
; 3.675 ; decoder:inst1|ALUC[2]                                                                                    ; MIR:MIR1|ALUC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.328     ; 0.031      ;
; 3.676 ; decoder:inst1|KMux                                                                                       ; MIR:MIR1|KMux_OUT            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.329     ; 0.031      ;
; 3.679 ; decoder:inst1|Sel_C[4]                                                                                   ; MIR:MIR1|SelC_OUT[4]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.332     ; 0.031      ;
; 3.680 ; decoder:inst1|Type[6]                                                                                    ; MIR:MIR1|Type_OUT[6]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.333     ; 0.031      ;
; 3.680 ; decoder:inst1|ALUC[0]                                                                                    ; MIR:MIR1|ALUC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.333     ; 0.031      ;
; 3.693 ; decoder:inst1|Sel_C[1]                                                                                   ; MIR:MIR1|SelC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.346     ; 0.031      ;
; 3.695 ; decoder:inst1|Sel_C[5]                                                                                   ; MIR:MIR1|SelC_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.348     ; 0.031      ;
; 3.695 ; decoder:inst1|Sel_C[3]                                                                                   ; MIR:MIR1|SelC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.348     ; 0.031      ;
; 3.695 ; decoder:inst1|ALUC[1]                                                                                    ; MIR:MIR1|ALUC_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.348     ; 0.031      ;
; 3.696 ; decoder:inst1|Sel_C[2]                                                                                   ; MIR:MIR1|SelC_OUT[2]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.349     ; 0.031      ;
; 3.696 ; decoder:inst1|ALUC[3]                                                                                    ; MIR:MIR1|ALUC_OUT[3]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.349     ; 0.031      ;
; 3.744 ; decoder:inst1|Sel_C[0]                                                                                   ; MIR:MIR1|SelC_OUT[0]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.397     ; 0.031      ;
; 3.745 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[5]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.398     ; 0.031      ;
; 3.977 ; decoder:inst1|Sel_B[1]                                                                                   ; MIR:MIR1|SelB_OUT[1]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.398     ; 0.263      ;
; 9.083 ; MIR:MIR2|ALUC_OUT[2]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.102     ; 1.085      ;
; 9.117 ; MIR:MIR2|ALUC_OUT[1]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.103     ; 1.118      ;
; 9.144 ; MIR:MIR2|ALUC_OUT[3]                                                                                     ; carry_block:inst8|cy         ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -8.000       ; -0.102     ; 1.146      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.706  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.311      ; 1.231      ;
; 1.100  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.483      ;
; 1.463  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.311      ; 1.488      ;
; 5.966  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 2.230      ; 2.320      ;
; 15.949 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 2.230      ; 2.303      ;
; 16.309 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.274      ; 0.707      ;
; 16.356 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.274      ; 0.754      ;
; 16.356 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.274      ; 0.754      ;
; 16.364 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.274      ; 0.762      ;
; 16.414 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.274      ; 0.812      ;
; 16.628 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.074      ; 0.826      ;
; 16.635 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.074      ; 0.833      ;
; 16.647 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -16.000      ; 0.074      ; 0.845      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 1.496 ; ALU:inst5|z[10] ; super_register_bank:inst2|r15[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.649     ; 0.031      ;
; 1.518 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.671     ; 0.031      ;
; 1.668 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.200      ;
; 1.678 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.650     ; 0.212      ;
; 1.717 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r2[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.265      ;
; 1.731 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.650     ; 0.265      ;
; 1.732 ; ALU:inst5|z[13] ; super_register_bank:inst2|r2[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.276      ;
; 1.734 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 0.263      ;
; 1.744 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r2[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.292      ;
; 1.747 ; ALU:inst5|z[15] ; super_register_bank:inst2|r2[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.641     ; 0.290      ;
; 1.754 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.651     ; 0.287      ;
; 1.757 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.651     ; 0.290      ;
; 1.761 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.656     ; 0.289      ;
; 1.805 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.637     ; 0.352      ;
; 1.875 ; ALU:inst5|z[10] ; super_register_bank:inst2|r2[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.634     ; 0.425      ;
; 1.884 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.631     ; 0.437      ;
; 1.884 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.641     ; 0.427      ;
; 1.885 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.641     ; 0.428      ;
; 1.930 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.645     ; 0.469      ;
; 1.943 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.659     ; 0.468      ;
; 1.948 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.645     ; 0.487      ;
; 1.948 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 0.486      ;
; 1.958 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.638     ; 0.504      ;
; 1.959 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.401      ;
; 1.961 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r3[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.660     ; 0.485      ;
; 1.962 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.659     ; 0.487      ;
; 1.962 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.635     ; 0.511      ;
; 1.963 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.515      ;
; 1.968 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.643     ; 0.509      ;
; 1.977 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.647     ; 0.514      ;
; 1.982 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.534      ;
; 1.985 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r3[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.517      ;
; 1.993 ; ALU:inst5|z[11] ; super_register_bank:inst2|r17[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.634     ; 0.543      ;
; 1.995 ; ALU:inst5|z[11] ; super_register_bank:inst2|r2[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.634     ; 0.545      ;
; 1.995 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r6[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.647     ; 0.532      ;
; 1.996 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.528      ;
; 2.002 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.554      ;
; 2.003 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.650     ; 0.537      ;
; 2.009 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.647     ; 0.546      ;
; 2.011 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.745     ; 0.450      ;
; 2.012 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.664     ; 0.532      ;
; 2.022 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 0.560      ;
; 2.022 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.692     ; 0.514      ;
; 2.024 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r19[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.568      ;
; 2.025 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.577      ;
; 2.028 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.580      ;
; 2.030 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.562      ;
; 2.033 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.577      ;
; 2.035 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.851     ; 0.368      ;
; 2.039 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 0.568      ;
; 2.041 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.639     ; 0.586      ;
; 2.050 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.602      ;
; 2.052 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.759     ; 0.477      ;
; 2.052 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r17[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.600      ;
; 2.054 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r25[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.637     ; 0.601      ;
; 2.057 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.622     ; 0.619      ;
; 2.059 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r10[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.632     ; 0.611      ;
; 2.060 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.647     ; 0.597      ;
; 2.069 ; ALU:inst5|z[12] ; super_register_bank:inst2|r3[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.773     ; 0.480      ;
; 2.071 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r22[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.615      ;
; 2.072 ; ALU:inst5|z[11] ; super_register_bank:inst2|r12[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.620      ;
; 2.072 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.616      ;
; 2.073 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.651     ; 0.606      ;
; 2.076 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.640     ; 0.620      ;
; 2.076 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.624      ;
; 2.080 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.612      ;
; 2.081 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.647     ; 0.618      ;
; 2.082 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r2[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.630      ;
; 2.086 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.622     ; 0.648      ;
; 2.086 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r24[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.618      ;
; 2.087 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.642     ; 0.629      ;
; 2.088 ; ALU:inst5|z[15] ; super_register_bank:inst2|r13[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.643     ; 0.629      ;
; 2.088 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r7[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 0.626      ;
; 2.088 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.645     ; 0.627      ;
; 2.089 ; ALU:inst5|z[13] ; super_register_bank:inst2|r10[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.637     ; 0.636      ;
; 2.089 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.639     ; 0.634      ;
; 2.090 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.662     ; 0.612      ;
; 2.090 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.641     ; 0.633      ;
; 2.092 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.639     ; 0.637      ;
; 2.093 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.669     ; 0.608      ;
; 2.093 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.625      ;
; 2.094 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r23[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.656     ; 0.622      ;
; 2.095 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.627      ;
; 2.096 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.638     ; 0.642      ;
; 2.096 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.653     ; 0.627      ;
; 2.096 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.645     ; 0.635      ;
; 2.096 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.623     ; 0.657      ;
; 2.097 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.652     ; 0.629      ;
; 2.099 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r18[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.691     ; 0.592      ;
; 2.100 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.631     ; 0.653      ;
; 2.100 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r3[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.660     ; 0.624      ;
; 2.100 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r12[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.648      ;
; 2.101 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.639     ; 0.646      ;
; 2.101 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r20[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 0.630      ;
; 2.102 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 0.631      ;
; 2.105 ; ALU:inst5|z[10] ; super_register_bank:inst2|r5[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.644     ; 0.645      ;
; 2.105 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 0.643      ;
; 2.105 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.636     ; 0.653      ;
; 2.105 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.639     ; 0.650      ;
; 2.105 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.656     ; 0.633      ;
+-------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                       ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.740 ; MIR:MIR1|Type_OUT[6] ; UC_1:UC1|Type_out[6] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.070     ; 0.774      ;
; 6.921 ; MIR:MIR1|SelC_OUT[0] ; UC_1:UC1|SelC_out[0] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.073     ; 0.952      ;
; 6.931 ; MIR:MIR1|SelC_OUT[3] ; UC_1:UC1|SelC_out[3] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.066     ; 0.969      ;
; 6.974 ; MIR:MIR1|SelC_OUT[4] ; UC_1:UC1|SelC_out[4] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.070     ; 1.008      ;
; 7.038 ; MIR:MIR1|SelC_OUT[2] ; UC_1:UC1|SelC_out[2] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.066     ; 1.076      ;
; 7.145 ; MIR:MIR1|SelC_OUT[1] ; UC_1:UC1|SelC_out[1] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.066     ; 1.183      ;
; 7.352 ; MIR:MIR1|SelC_OUT[5] ; UC_1:UC1|SelC_out[5] ; inst9|altpll_component|auto_generated|pll1|clk[2] ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -6.000       ; -0.066     ; 1.390      ;
+-------+----------------------+----------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.426 ; nRST      ; super_register_bank:inst2|r0[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.743      ;
; -1.426 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.743      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r1[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.744      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.744      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|Working_register[3] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.743      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r18[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.750      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r8[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.421 ; nRST      ; super_register_bank:inst2|r14[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.747      ;
; -1.420 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.746      ;
; -1.420 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.746      ;
; -1.420 ; nRST      ; super_register_bank:inst2|r2[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.101     ; 1.746      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.743      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.743      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r15[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.743      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.743      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r16[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.071      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.067      ; 1.745      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.072      ; 1.750      ;
; -1.250 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.067      ; 1.744      ;
; -1.249 ; nRST      ; super_register_bank:inst2|r25[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.068      ; 1.744      ;
; -1.247 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.074      ; 1.748      ;
; -1.247 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.074      ; 1.748      ;
; -1.247 ; nRST      ; super_register_bank:inst2|r3[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.074      ; 1.748      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r23[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r1[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r23[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r27[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r0[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.067      ; 1.740      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.075      ; 1.748      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r1[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r14[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.066      ; 1.739      ;
; -1.246 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.077      ; 1.750      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.424 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.424 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.424 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.424 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.424 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.424 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.114     ; 1.737      ;
; -1.224 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.086      ; 1.737      ;
; -1.224 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.086      ; 1.737      ;
; -1.224 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.086      ; 1.737      ;
; -1.224 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.086      ; 1.737      ;
; -1.224 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.086      ; 1.737      ;
; -0.543 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.543 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.543 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.543 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.543 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.543 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.114     ; 1.356      ;
; -0.343 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 1.356      ;
; -0.343 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 1.356      ;
; -0.343 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 1.356      ;
; -0.343 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 1.356      ;
; -0.343 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 1.356      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.239 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.078      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.073      ; 1.736      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.236 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.081      ; 1.744      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 1.742      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 1.742      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.080      ; 1.742      ;
; -1.223 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 1.742      ;
; -1.223 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 1.742      ;
; -1.223 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.092      ; 1.742      ;
; -0.358 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.078      ; 1.363      ;
; -0.356 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.364      ;
; -0.356 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.364      ;
; -0.356 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.364      ;
; -0.356 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.364      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.073      ; 1.355      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.363      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.363      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.363      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.081      ; 1.363      ;
; -0.354 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 1.361      ;
; -0.354 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 1.361      ;
; -0.354 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.080      ; 1.361      ;
; -0.342 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 1.361      ;
; -0.342 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 1.361      ;
; -0.342 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.092      ; 1.361      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.738 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.738 ; nRST      ; super_register_bank:inst2|r4[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.360      ; 1.292      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 1.284      ;
; 0.744 ; nRST      ; super_register_bank:inst2|r2[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.286      ;
; 0.744 ; nRST      ; super_register_bank:inst2|r2[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.286      ;
; 0.745 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r2[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.286      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r2[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.286      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r2[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.286      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.285      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.289      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r17[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r17[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r17[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.347      ; 1.291      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.750 ; nRST      ; super_register_bank:inst2|r2[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.292      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.342      ; 1.287      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.342      ; 1.287      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.752 ; nRST      ; super_register_bank:inst2|r12[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.346      ; 1.292      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r6[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r6[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r6[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r6[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.336      ; 1.284      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.747 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.285      ;
; 0.747 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.285      ;
; 0.747 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.285      ;
; 0.760 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.285      ;
; 0.760 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.285      ;
; 0.760 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.331      ; 1.285      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.324      ; 1.279      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.332      ; 1.287      ;
; 0.764 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.329      ; 1.287      ;
; 1.633 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.671      ;
; 1.633 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.671      ;
; 1.633 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.344      ; 1.671      ;
; 1.646 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.671      ;
; 1.646 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.671      ;
; 1.646 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.331      ; 1.671      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.324      ; 1.665      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.332      ; 1.673      ;
; 1.650 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.329      ; 1.673      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.749 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.280      ;
; 0.749 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.280      ;
; 0.749 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.280      ;
; 0.749 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.280      ;
; 0.749 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 0.958 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.280      ;
; 1.635 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 1.666      ;
; 1.635 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 1.666      ;
; 1.635 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 1.666      ;
; 1.635 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 1.666      ;
; 1.635 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.337      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
; 1.844 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.128      ; 1.666      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -9.504    ; -2.176 ; -2.197   ; 0.738   ; -3.000              ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -9.368    ; -0.230 ; N/A      ; N/A     ; 0.303               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 9.584               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -9.504    ; -0.153 ; -2.194   ; 0.749   ; 9.744               ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.026    ; 0.706  ; N/A      ; N/A     ; 9.738               ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -7.409    ; 0.187  ; -1.848   ; 0.747   ; 9.742               ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 10.822    ; 6.740  ; N/A      ; N/A     ; 9.773               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.756    ; 1.496  ; -2.197   ; 0.738   ; 9.742               ;
;  nRST                                                                                                     ; 1.398     ; -2.176 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -4.694    ; -0.611 ; N/A      ; N/A     ; -0.740              ;
; Design-wide TNS                                                                                           ; -2912.926 ; -3.911 ; -925.843 ; 0.0     ; -53.706             ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -130.186  ; -0.782 ; N/A      ; N/A     ; 0.000               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -762.855  ; -0.685 ; -22.254  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.026    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -168.229  ; 0.000  ; -29.470  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -1793.758 ; 0.000  ; -874.119 ; 0.000   ; 0.000               ;
;  nRST                                                                                                     ; 0.000     ; -2.176 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -55.872   ; -0.718 ; N/A      ; N/A     ; -50.706             ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_pc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_ram        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_k          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_reg        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_rom        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KMux_MIR1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; de0_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HODL                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20525    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 7        ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 3        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 51       ; 51       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 0        ; 0        ; 7        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 4        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 0        ; 7        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 37738    ; 0        ; 6385     ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 30944    ; 0        ; 5209     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 40       ; 40       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20525    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 7        ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 3        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 51       ; 51       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 0        ; 0        ; 7        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 4        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 0        ; 7        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 37738    ; 0        ; 6385     ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 30944    ; 0        ; 5209     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 40       ; 40       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 207   ; 207  ;
; Unconstrained Output Ports      ; 126   ; 126  ;
; Unconstrained Output Port Paths ; 223   ; 223  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; Constrained ;
; de0_clk                                                                                                  ; de0_clk                                                                                                  ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base      ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HODL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HODL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 18 02:59:38 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name de0_clk de0_clk
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -phase 72.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[1]} {inst9|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -phase 144.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[2]} {inst9|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -phase 216.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[3]} {inst9|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -phase 288.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[4]} {inst9|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MIR:MIR2|ALUC_OUT[0] MIR:MIR2|ALUC_OUT[0]
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name nRST nRST
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.504            -762.855 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -9.368            -130.186 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -7.409            -168.229 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.756           -1793.758 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -4.694             -55.872 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.026              -2.026 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.740               0.000 nRST 
    Info (332119):    10.822               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -2.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.176              -2.176 nRST 
    Info (332119):    -0.611              -0.611 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.224              -0.520 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.153              -0.604 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.220               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.598               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     7.444               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.197            -874.119 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.194             -22.254 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.848             -29.470 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.286               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.308               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.311               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.740             -50.706 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.381               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.738               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.748               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.750               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.751               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.796               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.834               0.000 de0_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.489            -116.641 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -8.328            -673.478 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.510            -146.769 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.289             -50.289 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.125           -1543.201 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.701              -1.701 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.604               0.000 nRST 
    Info (332119):    11.135               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -1.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.908              -1.908 nRST 
    Info (332119):    -0.507              -0.507 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.166              -0.365 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.151              -0.685 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.070               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.269               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     7.322               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -1.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.859            -732.529 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.856             -18.736 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.548             -24.640 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.087               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.108               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.110               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.657             -40.265 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.436               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.742               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.742               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.744               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.744               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.790               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.817               0.000 de0_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: datac  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: datad  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.229            -414.644 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.173             -68.430 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -3.961             -85.750 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.885             -32.363 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.416            -884.448 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.241              -1.241 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.398               0.000 nRST 
    Info (332119):    12.090               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.331              -1.331 nRST 
    Info (332119):    -0.479              -0.718 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.230              -0.782 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.100              -0.523 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.706               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.496               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.740               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -1.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.426            -583.276 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.424             -14.664 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.239             -19.737 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.738               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.749               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.315             -15.786 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.303               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.584               0.000 de0_clk 
    Info (332119):     9.750               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.773               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.781               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Sat Jun 18 02:59:42 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


