INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:58:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 buffer24/fifo/Memory_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer4/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.687ns (19.632%)  route 6.906ns (80.368%))
  Logic Levels:           22  (CARRY4=7 LUT3=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=999, unset)          0.508     0.508    buffer24/fifo/clk
                         FDRE                                         r  buffer24/fifo/Memory_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/fifo/Memory_reg[0][2]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer24/fifo/Memory_reg[0]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 r  buffer24/fifo/minusOp_carry_i_99/O
                         net (fo=2, unplaced)         0.388     1.657    cmpi1/buffer24_outs[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.700 r  cmpi1/minusOp_carry_i_71/O
                         net (fo=1, unplaced)         0.459     2.159    cmpi1/minusOp_carry_i_71_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.404 r  cmpi1/minusOp_carry_i_43/CO[3]
                         net (fo=1, unplaced)         0.007     2.411    cmpi1/minusOp_carry_i_43_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.461 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.461    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.511 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.511    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.561 f  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=41, unplaced)        0.665     3.226    control_merge0/tehb/control/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.269 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=7, unplaced)         0.412     3.681    buffer3/fifo/control_merge0_index
                         LUT5 (Prop_lut5_I1_O)        0.043     3.724 r  buffer3/fifo/fullReg_i_2__0/O
                         net (fo=49, unplaced)        0.326     4.050    buffer12/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     4.093 r  buffer12/control/dataReg[10]_i_1/O
                         net (fo=2, unplaced)         0.255     4.348    buffer4/control/D[3]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.391 r  buffer4/control/outs[10]_i_2/O
                         net (fo=5, unplaced)         0.405     4.796    cmpi0/buffer4_outs[10]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.839 r  cmpi0/i__i_60/O
                         net (fo=1, unplaced)         0.459     5.298    cmpi0/i__i_60_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.543 r  cmpi0/i__i_38/CO[3]
                         net (fo=1, unplaced)         0.000     5.543    cmpi0/i__i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.593 r  cmpi0/i__i_22/CO[3]
                         net (fo=1, unplaced)         0.000     5.593    cmpi0/i__i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.643 f  cmpi0/i__i_11/CO[3]
                         net (fo=18, unplaced)        0.645     6.288    buffer10/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     6.331 f  buffer10/fifo/ctrlEnd_ready_i_2/O
                         net (fo=9, unplaced)         0.285     6.616    buffer10/fifo/Empty_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     6.659 r  buffer10/fifo/transmitValue_i_3__11/O
                         net (fo=12, unplaced)        0.292     6.951    control_merge2/tehb/control/Memory_reg[0][0]_2
                         LUT5 (Prop_lut5_I2_O)        0.043     6.994 r  control_merge2/tehb/control/i___7_i_5/O
                         net (fo=29, unplaced)        0.313     7.307    control_merge2/tehb/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     7.350 r  control_merge2/tehb/control/i__i_17/O
                         net (fo=3, unplaced)         0.395     7.745    control_merge2/tehb/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043     7.788 r  control_merge2/tehb/control/fullReg_i_9/O
                         net (fo=1, unplaced)         0.244     8.032    fork4/control/generateBlocks[2].regblock/fullReg_i_4__1_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.075 r  fork4/control/generateBlocks[2].regblock/fullReg_i_7__0/O
                         net (fo=1, unplaced)         0.377     8.452    fork4/control/generateBlocks[2].regblock/fullReg_i_7__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     8.495 f  fork4/control/generateBlocks[2].regblock/fullReg_i_4__1/O
                         net (fo=4, unplaced)         0.246     8.741    fork4/control/generateBlocks[2].regblock/transmitValue_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.043     8.784 r  fork4/control/generateBlocks[2].regblock/dataReg[31]_i_1__6/O
                         net (fo=32, unplaced)        0.317     9.101    buffer4/E[0]
                         FDRE                                         r  buffer4/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=999, unset)          0.483    12.183    buffer4/clk
                         FDRE                                         r  buffer4/dataReg_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.955    buffer4/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  2.854    




