# sv-verification
Various SystemVerilog exercises and small projects
