
*** Running vivado
    with args -log dopmidsem_CM_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dopmidsem_CM_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 24 16:05:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source dopmidsem_CM_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1553.855 ; gain = 69.055 ; free physical = 267 ; free virtual = 17231
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/govind/Vivado/2025.1/Vivado/data/ip'.
Command: synth_design -top dopmidsem_CM_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2169.324 ; gain = 440.797 ; free physical = 347 ; free virtual = 7305
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'LSQ_clear1', assumed default net type 'wire' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:43]
INFO: [Synth 8-11241] undeclared symbol 'LSQ_clear2', assumed default net type 'wire' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:44]
INFO: [Synth 8-6157] synthesizing module 'dopmidsem_CM_0_0' [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_CM_0_0/synth/dopmidsem_CM_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CM' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CM' (0#1) [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dopmidsem_CM_0_0' (0#1) [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_CM_0_0/synth/dopmidsem_CM_0_0.v:53]
WARNING: [Synth 8-3848] Net clear1 in module/entity CM does not have driver. [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:33]
WARNING: [Synth 8-3848] Net clear2 in module/entity CM does not have driver. [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/CM.v:33]
WARNING: [Synth 8-7129] Port clear1 in module CM is either unconnected or has no load
WARNING: [Synth 8-7129] Port clear2 in module CM is either unconnected or has no load
WARNING: [Synth 8-7129] Port isls1 in module CM is either unconnected or has no load
WARNING: [Synth 8-7129] Port isls2 in module CM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.262 ; gain = 517.734 ; free physical = 243 ; free virtual = 7040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.074 ; gain = 535.547 ; free physical = 263 ; free virtual = 7030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.074 ; gain = 535.547 ; free physical = 261 ; free virtual = 7029
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.074 ; gain = 0.000 ; free physical = 261 ; free virtual = 6995
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.812 ; gain = 0.000 ; free physical = 222 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2384.848 ; gain = 0.000 ; free physical = 204 ; free virtual = 6598
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2384.848 ; gain = 656.320 ; free physical = 194 ; free virtual = 6230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2392.816 ; gain = 664.289 ; free physical = 194 ; free virtual = 6230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2392.816 ; gain = 664.289 ; free physical = 193 ; free virtual = 6230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2392.816 ; gain = 664.289 ; free physical = 188 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clear1 in module dopmidsem_CM_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clear2 in module dopmidsem_CM_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port isls1 in module dopmidsem_CM_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port isls2 in module dopmidsem_CM_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2392.816 ; gain = 664.289 ; free physical = 192 ; free virtual = 6140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2420.816 ; gain = 692.289 ; free physical = 210 ; free virtual = 4623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2420.816 ; gain = 692.289 ; free physical = 211 ; free virtual = 4623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2439.848 ; gain = 711.320 ; free physical = 209 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 748 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 748 ; free virtual = 6716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 821 ; free virtual = 6801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 844 ; free virtual = 6828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 899 ; free virtual = 6895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 909 ; free virtual = 6917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |FDRE |    66|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.660 ; gain = 878.133 ; free physical = 923 ; free virtual = 6936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 2606.660 ; gain = 757.359 ; free physical = 1341 ; free virtual = 7624
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2606.668 ; gain = 878.133 ; free physical = 1335 ; free virtual = 7622
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.668 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7792
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.668 ; gain = 0.000 ; free physical = 2018 ; free virtual = 10111
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5c18bdbc
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:18 . Memory (MB): peak = 2606.695 ; gain = 1052.840 ; free physical = 2015 ; free virtual = 10274
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 982.648; main = 982.648; forked = 139.431
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3456.090; main = 2606.664; forked = 957.238
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/dopmidsem_CM_0_0_synth_1/dopmidsem_CM_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dopmidsem_CM_0_0_utilization_synth.rpt -pb dopmidsem_CM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:06:38 2025...
