# Component constraints for F:\Psoc\el original\analogos\ADC+UART+MUX\Design01.cydsn\TopDesign\TopDesign.cysch
# Project: F:\Psoc\el original\analogos\ADC+UART+MUX\Design01.cydsn\Design01.cyprj
# Date: Sun, 08 Sep 2019 19:37:45 GMT
