
LAB10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b10  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00000b10  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000080  20000434  00000f44  00020434  2**2
                  ALLOC
  3 .stack        00002004  200004b4  00000fc4  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000109fd  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ed5  00000000  00000000  00030eb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000003a9  00000000  00000000  00031d87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000170  00000000  00000000  00032130  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000f0  00000000  00000000  000322a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00011f8a  00000000  00000000  00032390  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000035d3  00000000  00000000  0004431a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006fdeb  00000000  00000000  000478ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000003f0  00000000  00000000  000b76d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	b8 24 00 20 55 02 00 00 51 02 00 00 51 02 00 00     .$. U...Q...Q...
	...
  2c:	51 02 00 00 00 00 00 00 00 00 00 00 51 02 00 00     Q...........Q...
  3c:	91 06 00 00 51 02 00 00 51 02 00 00 51 02 00 00     ....Q...Q...Q...
  4c:	51 02 00 00 51 02 00 00 51 02 00 00 51 02 00 00     Q...Q...Q...Q...
  5c:	51 02 00 00 51 02 00 00 51 02 00 00 51 02 00 00     Q...Q...Q...Q...
  6c:	51 02 00 00 51 02 00 00 e1 07 00 00 51 02 00 00     Q...Q.......Q...
  7c:	51 02 00 00 51 02 00 00 51 02 00 00 e5 01 00 00     Q...Q...Q.......
  8c:	51 02 00 00 51 02 00 00 00 00 00 00 00 00 00 00     Q...Q...........
  9c:	51 02 00 00 51 02 00 00 51 02 00 00 51 02 00 00     Q...Q...Q...Q...
  ac:	51 02 00 00 00 00 00 00                             Q.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000434 	.word	0x20000434
  d4:	00000000 	.word	0x00000000
  d8:	00000b10 	.word	0x00000b10

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000438 	.word	0x20000438
 108:	00000b10 	.word	0x00000b10
 10c:	00000b10 	.word	0x00000b10
 110:	00000000 	.word	0x00000000

00000114 <counter_set>:

//============================================================================
void counter_set(uint8_t value)
{
	// Set the Period to be value + 1 Events - as we are zero-base counting
	TC3->COUNT8.PER.reg	 = value;
 114:	4b03      	ldr	r3, [pc, #12]	; (124 <counter_set+0x10>)
 116:	7518      	strb	r0, [r3, #20]
	// If we were in MFRQ mode, do this
	//TC3->COUNT8.CC->reg	 = value;
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 118:	001a      	movs	r2, r3
 11a:	7bd3      	ldrb	r3, [r2, #15]
 11c:	09db      	lsrs	r3, r3, #7
 11e:	d1fc      	bne.n	11a <counter_set+0x6>
}
 120:	4770      	bx	lr
 122:	46c0      	nop			; (mov r8, r8)
 124:	42002c00 	.word	0x42002c00

00000128 <counter_enable>:

//============================================================================
void counter_enable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 1;
 128:	4a04      	ldr	r2, [pc, #16]	; (13c <counter_enable+0x14>)
 12a:	8813      	ldrh	r3, [r2, #0]
 12c:	2102      	movs	r1, #2
 12e:	430b      	orrs	r3, r1
 130:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 132:	7bd3      	ldrb	r3, [r2, #15]
 134:	09db      	lsrs	r3, r3, #7
 136:	d1fc      	bne.n	132 <counter_enable+0xa>

}
 138:	4770      	bx	lr
 13a:	46c0      	nop			; (mov r8, r8)
 13c:	42002c00 	.word	0x42002c00

00000140 <counter_disable>:

//============================================================================
void counter_disable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 0;
 140:	4a04      	ldr	r2, [pc, #16]	; (154 <counter_disable+0x14>)
 142:	8813      	ldrh	r3, [r2, #0]
 144:	2102      	movs	r1, #2
 146:	438b      	bics	r3, r1
 148:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 14a:	7bd3      	ldrb	r3, [r2, #15]
 14c:	09db      	lsrs	r3, r3, #7
 14e:	d1fc      	bne.n	14a <counter_disable+0xa>
}
 150:	4770      	bx	lr
 152:	46c0      	nop			; (mov r8, r8)
 154:	42002c00 	.word	0x42002c00

00000158 <counter_init>:
{
 158:	b510      	push	{r4, lr}
  	PM->APBCMASK.bit.TC3_ = 1;
 15a:	4a1a      	ldr	r2, [pc, #104]	; (1c4 <counter_init+0x6c>)
 15c:	6a11      	ldr	r1, [r2, #32]
 15e:	2380      	movs	r3, #128	; 0x80
 160:	011b      	lsls	r3, r3, #4
 162:	430b      	orrs	r3, r1
 164:	6213      	str	r3, [r2, #32]
	PORT->Group[0].DIRSET.reg = (1 << 7);
 166:	4b18      	ldr	r3, [pc, #96]	; (1c8 <counter_init+0x70>)
 168:	2280      	movs	r2, #128	; 0x80
 16a:	609a      	str	r2, [r3, #8]
	PORT->Group[0].DIRSET.reg = (1 << 14);
 16c:	2280      	movs	r2, #128	; 0x80
 16e:	01d2      	lsls	r2, r2, #7
 170:	609a      	str	r2, [r3, #8]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC2_TC3) |
 172:	4a16      	ldr	r2, [pc, #88]	; (1cc <counter_init+0x74>)
 174:	4b16      	ldr	r3, [pc, #88]	; (1d0 <counter_init+0x78>)
 176:	805a      	strh	r2, [r3, #2]
    while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 178:	001a      	movs	r2, r3
 17a:	7853      	ldrb	r3, [r2, #1]
 17c:	b25b      	sxtb	r3, r3
 17e:	2b00      	cmp	r3, #0
 180:	dbfb      	blt.n	17a <counter_init+0x22>
    counter_disable();
 182:	4b14      	ldr	r3, [pc, #80]	; (1d4 <counter_init+0x7c>)
 184:	4798      	blx	r3
	TC3->COUNT16.INTENSET.reg = TC_INTENSET_OVF;  // Enable overflow interrupt
 186:	4b14      	ldr	r3, [pc, #80]	; (1d8 <counter_init+0x80>)
 188:	2201      	movs	r2, #1
 18a:	735a      	strb	r2, [r3, #13]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 18c:	2180      	movs	r1, #128	; 0x80
 18e:	02c9      	lsls	r1, r1, #11
 190:	4a12      	ldr	r2, [pc, #72]	; (1dc <counter_init+0x84>)
 192:	6011      	str	r1, [r2, #0]
	TC3->COUNT8.CTRLA.bit.MODE = TC_CTRLA_MODE_COUNT8_Val;
 194:	881a      	ldrh	r2, [r3, #0]
 196:	210c      	movs	r1, #12
 198:	438a      	bics	r2, r1
 19a:	2104      	movs	r1, #4
 19c:	430a      	orrs	r2, r1
 19e:	801a      	strh	r2, [r3, #0]
	TC3->COUNT8.CTRLA.bit.WAVEGEN = TC_CTRLA_WAVEGEN_NFRQ_Val;
 1a0:	881a      	ldrh	r2, [r3, #0]
 1a2:	2160      	movs	r1, #96	; 0x60
 1a4:	438a      	bics	r2, r1
 1a6:	801a      	strh	r2, [r3, #0]
	TC3->COUNT8.EVCTRL.bit.EVACT = TC_EVCTRL_EVACT_COUNT_Val;
 1a8:	895a      	ldrh	r2, [r3, #10]
 1aa:	3959      	subs	r1, #89	; 0x59
 1ac:	438a      	bics	r2, r1
 1ae:	2102      	movs	r1, #2
 1b0:	430a      	orrs	r2, r1
 1b2:	815a      	strh	r2, [r3, #10]
	TC3->COUNT8.EVCTRL.bit.TCEI = 1;
 1b4:	895a      	ldrh	r2, [r3, #10]
 1b6:	2120      	movs	r1, #32
 1b8:	430a      	orrs	r2, r1
 1ba:	815a      	strh	r2, [r3, #10]
	counter_set((2 * 4096 -1));
 1bc:	20ff      	movs	r0, #255	; 0xff
 1be:	4b08      	ldr	r3, [pc, #32]	; (1e0 <counter_init+0x88>)
 1c0:	4798      	blx	r3
}
 1c2:	bd10      	pop	{r4, pc}
 1c4:	40000400 	.word	0x40000400
 1c8:	41004400 	.word	0x41004400
 1cc:	0000401b 	.word	0x0000401b
 1d0:	40000c00 	.word	0x40000c00
 1d4:	00000141 	.word	0x00000141
 1d8:	42002c00 	.word	0x42002c00
 1dc:	e000e100 	.word	0xe000e100
 1e0:	00000115 	.word	0x00000115

000001e4 <TC3_Handler>:
//     | /__` |__)  /__`   
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void TC3_Handler(void)
{
 1e4:	b500      	push	{lr}
 1e6:	b085      	sub	sp, #20
	if (TC3->COUNT16.INTFLAG.bit.OVF)
 1e8:	4b16      	ldr	r3, [pc, #88]	; (244 <TC3_Handler+0x60>)
 1ea:	7b9b      	ldrb	r3, [r3, #14]
 1ec:	07db      	lsls	r3, r3, #31
 1ee:	d527      	bpl.n	240 <TC3_Handler+0x5c>
	{
		TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;  // Clear interrupt flag
 1f0:	2201      	movs	r2, #1
 1f2:	4b14      	ldr	r3, [pc, #80]	; (244 <TC3_Handler+0x60>)
 1f4:	739a      	strb	r2, [r3, #14]
		// Blank PA07
		// Latch PA14 if data flag set.
		PORT->Group[0].OUTSET.reg = (1 << 07);
 1f6:	327f      	adds	r2, #127	; 0x7f
 1f8:	4b13      	ldr	r3, [pc, #76]	; (248 <TC3_Handler+0x64>)
 1fa:	619a      	str	r2, [r3, #24]
		DelayTicks(75);
 1fc:	234b      	movs	r3, #75	; 0x4b
 1fe:	9301      	str	r3, [sp, #4]
 200:	9b01      	ldr	r3, [sp, #4]
 202:	1e5a      	subs	r2, r3, #1
 204:	9201      	str	r2, [sp, #4]
 206:	2b00      	cmp	r3, #0
 208:	d1fa      	bne.n	200 <TC3_Handler+0x1c>

		if(1)
		{
			PORT->Group[0].OUTSET.reg = (1 << 14);
 20a:	2280      	movs	r2, #128	; 0x80
 20c:	01d2      	lsls	r2, r2, #7
 20e:	4b0e      	ldr	r3, [pc, #56]	; (248 <TC3_Handler+0x64>)
 210:	619a      	str	r2, [r3, #24]
		}
		DelayTicks(200);
 212:	23c8      	movs	r3, #200	; 0xc8
 214:	9302      	str	r3, [sp, #8]
 216:	9b02      	ldr	r3, [sp, #8]
 218:	1e5a      	subs	r2, r3, #1
 21a:	9202      	str	r2, [sp, #8]
 21c:	2b00      	cmp	r3, #0
 21e:	d1fa      	bne.n	216 <TC3_Handler+0x32>
		PORT->Group[0].OUTCLR.reg = (1 << 14);
 220:	2280      	movs	r2, #128	; 0x80
 222:	01d2      	lsls	r2, r2, #7
 224:	4b08      	ldr	r3, [pc, #32]	; (248 <TC3_Handler+0x64>)
 226:	615a      	str	r2, [r3, #20]
		DelayTicks(75);
 228:	234b      	movs	r3, #75	; 0x4b
 22a:	9303      	str	r3, [sp, #12]
 22c:	9b03      	ldr	r3, [sp, #12]
 22e:	1e5a      	subs	r2, r3, #1
 230:	9203      	str	r2, [sp, #12]
 232:	2b00      	cmp	r3, #0
 234:	d1fa      	bne.n	22c <TC3_Handler+0x48>
		PORT->Group[0].OUTCLR.reg = (1 << 07);
 236:	2280      	movs	r2, #128	; 0x80
 238:	4b03      	ldr	r3, [pc, #12]	; (248 <TC3_Handler+0x64>)
 23a:	615a      	str	r2, [r3, #20]
		spi_write();
 23c:	4b03      	ldr	r3, [pc, #12]	; (24c <TC3_Handler+0x68>)
 23e:	4798      	blx	r3
	}
 240:	b005      	add	sp, #20
 242:	bd00      	pop	{pc}
 244:	42002c00 	.word	0x42002c00
 248:	41004400 	.word	0x41004400
 24c:	000007b9 	.word	0x000007b9

00000250 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 250:	e7fe      	b.n	250 <Dummy_Handler>
	...

00000254 <Reset_Handler>:
{
 254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 256:	4a2a      	ldr	r2, [pc, #168]	; (300 <Reset_Handler+0xac>)
 258:	4b2a      	ldr	r3, [pc, #168]	; (304 <Reset_Handler+0xb0>)
 25a:	429a      	cmp	r2, r3
 25c:	d011      	beq.n	282 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 25e:	001a      	movs	r2, r3
 260:	4b29      	ldr	r3, [pc, #164]	; (308 <Reset_Handler+0xb4>)
 262:	429a      	cmp	r2, r3
 264:	d20d      	bcs.n	282 <Reset_Handler+0x2e>
 266:	4a29      	ldr	r2, [pc, #164]	; (30c <Reset_Handler+0xb8>)
 268:	3303      	adds	r3, #3
 26a:	1a9b      	subs	r3, r3, r2
 26c:	089b      	lsrs	r3, r3, #2
 26e:	3301      	adds	r3, #1
 270:	009b      	lsls	r3, r3, #2
 272:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 274:	4823      	ldr	r0, [pc, #140]	; (304 <Reset_Handler+0xb0>)
 276:	4922      	ldr	r1, [pc, #136]	; (300 <Reset_Handler+0xac>)
 278:	588c      	ldr	r4, [r1, r2]
 27a:	5084      	str	r4, [r0, r2]
 27c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 27e:	429a      	cmp	r2, r3
 280:	d1fa      	bne.n	278 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 282:	4a23      	ldr	r2, [pc, #140]	; (310 <Reset_Handler+0xbc>)
 284:	4b23      	ldr	r3, [pc, #140]	; (314 <Reset_Handler+0xc0>)
 286:	429a      	cmp	r2, r3
 288:	d20a      	bcs.n	2a0 <Reset_Handler+0x4c>
 28a:	43d3      	mvns	r3, r2
 28c:	4921      	ldr	r1, [pc, #132]	; (314 <Reset_Handler+0xc0>)
 28e:	185b      	adds	r3, r3, r1
 290:	2103      	movs	r1, #3
 292:	438b      	bics	r3, r1
 294:	3304      	adds	r3, #4
 296:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 298:	2100      	movs	r1, #0
 29a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 29c:	4293      	cmp	r3, r2
 29e:	d1fc      	bne.n	29a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 2a0:	4a1d      	ldr	r2, [pc, #116]	; (318 <Reset_Handler+0xc4>)
 2a2:	21ff      	movs	r1, #255	; 0xff
 2a4:	4b1d      	ldr	r3, [pc, #116]	; (31c <Reset_Handler+0xc8>)
 2a6:	438b      	bics	r3, r1
 2a8:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 2aa:	39fd      	subs	r1, #253	; 0xfd
 2ac:	2390      	movs	r3, #144	; 0x90
 2ae:	005b      	lsls	r3, r3, #1
 2b0:	4a1b      	ldr	r2, [pc, #108]	; (320 <Reset_Handler+0xcc>)
 2b2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 2b4:	4a1b      	ldr	r2, [pc, #108]	; (324 <Reset_Handler+0xd0>)
 2b6:	78d3      	ldrb	r3, [r2, #3]
 2b8:	2503      	movs	r5, #3
 2ba:	43ab      	bics	r3, r5
 2bc:	2402      	movs	r4, #2
 2be:	4323      	orrs	r3, r4
 2c0:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 2c2:	78d3      	ldrb	r3, [r2, #3]
 2c4:	270c      	movs	r7, #12
 2c6:	43bb      	bics	r3, r7
 2c8:	2608      	movs	r6, #8
 2ca:	4333      	orrs	r3, r6
 2cc:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 2ce:	4b16      	ldr	r3, [pc, #88]	; (328 <Reset_Handler+0xd4>)
 2d0:	7b98      	ldrb	r0, [r3, #14]
 2d2:	2230      	movs	r2, #48	; 0x30
 2d4:	4390      	bics	r0, r2
 2d6:	2220      	movs	r2, #32
 2d8:	4310      	orrs	r0, r2
 2da:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 2dc:	7b99      	ldrb	r1, [r3, #14]
 2de:	43b9      	bics	r1, r7
 2e0:	4331      	orrs	r1, r6
 2e2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 2e4:	7b9a      	ldrb	r2, [r3, #14]
 2e6:	43aa      	bics	r2, r5
 2e8:	4322      	orrs	r2, r4
 2ea:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 2ec:	4a0f      	ldr	r2, [pc, #60]	; (32c <Reset_Handler+0xd8>)
 2ee:	6853      	ldr	r3, [r2, #4]
 2f0:	2180      	movs	r1, #128	; 0x80
 2f2:	430b      	orrs	r3, r1
 2f4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 2f6:	4b0e      	ldr	r3, [pc, #56]	; (330 <Reset_Handler+0xdc>)
 2f8:	4798      	blx	r3
        main();
 2fa:	4b0e      	ldr	r3, [pc, #56]	; (334 <Reset_Handler+0xe0>)
 2fc:	4798      	blx	r3
 2fe:	e7fe      	b.n	2fe <Reset_Handler+0xaa>
 300:	00000b10 	.word	0x00000b10
 304:	20000000 	.word	0x20000000
 308:	20000434 	.word	0x20000434
 30c:	20000004 	.word	0x20000004
 310:	20000434 	.word	0x20000434
 314:	200004b4 	.word	0x200004b4
 318:	e000ed00 	.word	0xe000ed00
 31c:	00000000 	.word	0x00000000
 320:	41007000 	.word	0x41007000
 324:	41005000 	.word	0x41005000
 328:	41004800 	.word	0x41004800
 32c:	41004000 	.word	0x41004000
 330:	00000931 	.word	0x00000931
 334:	00000591 	.word	0x00000591

00000338 <SystemInit>:
#define MAIN_OSC_FREQ (32768ul)

void SystemInit( void )
{
  /* Set 1 Flash Wait State for 48MHz, cf tables 20.9 and 35.27 in SAMD21 Datasheet */
  NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val ;
 338:	4a57      	ldr	r2, [pc, #348]	; (498 <SystemInit+0x160>)
 33a:	6853      	ldr	r3, [r2, #4]
 33c:	211e      	movs	r1, #30
 33e:	438b      	bics	r3, r1
 340:	391c      	subs	r1, #28
 342:	430b      	orrs	r3, r1
 344:	6053      	str	r3, [r2, #4]

  /* Turn on the digital interface clock */
  PM->APBAMASK.reg |= PM_APBAMASK_GCLK ;
 346:	4a55      	ldr	r2, [pc, #340]	; (49c <SystemInit+0x164>)
 348:	6993      	ldr	r3, [r2, #24]
 34a:	3106      	adds	r1, #6
 34c:	430b      	orrs	r3, r1
 34e:	6193      	str	r3, [r2, #24]

  /* ----------------------------------------------------------------------------------------------
   * 1) Enable XOSC32K clock (External on-board 32.768Hz oscillator)
   */
  SYSCTRL->XOSC32K.reg = SYSCTRL_XOSC32K_STARTUP( 0x6u ) | /* cf table 15.10 of product datasheet in chapter 15.8.6 */
 350:	4b53      	ldr	r3, [pc, #332]	; (4a0 <SystemInit+0x168>)
 352:	4a54      	ldr	r2, [pc, #336]	; (4a4 <SystemInit+0x16c>)
 354:	829a      	strh	r2, [r3, #20]
                         SYSCTRL_XOSC32K_XTALEN | SYSCTRL_XOSC32K_EN32K ;
  SYSCTRL->XOSC32K.bit.ENABLE = 1 ; /* separate call, as described in chapter 15.6.3 */
 356:	8a9a      	ldrh	r2, [r3, #20]
 358:	2102      	movs	r1, #2
 35a:	430a      	orrs	r2, r1
 35c:	829a      	strh	r2, [r3, #20]

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_XOSC32KRDY) == 0 )
 35e:	0019      	movs	r1, r3
 360:	2202      	movs	r2, #2
 362:	68cb      	ldr	r3, [r1, #12]
 364:	421a      	tst	r2, r3
 366:	d0fc      	beq.n	362 <SystemInit+0x2a>

  /* Software reset the module to ensure it is re-initialized correctly */
  /* Note: Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete.
   * CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete, as described in chapter 13.8.1
   */
  GCLK->CTRL.reg = GCLK_CTRL_SWRST ;
 368:	2201      	movs	r2, #1
 36a:	4b4f      	ldr	r3, [pc, #316]	; (4a8 <SystemInit+0x170>)
 36c:	701a      	strb	r2, [r3, #0]

  while ( (GCLK->CTRL.reg & GCLK_CTRL_SWRST) && (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) )
 36e:	001a      	movs	r2, r3
 370:	2101      	movs	r1, #1
 372:	7813      	ldrb	r3, [r2, #0]
 374:	420b      	tst	r3, r1
 376:	d003      	beq.n	380 <SystemInit+0x48>
 378:	7853      	ldrb	r3, [r2, #1]
 37a:	b25b      	sxtb	r3, r3
 37c:	2b00      	cmp	r3, #0
 37e:	dbf8      	blt.n	372 <SystemInit+0x3a>
  }

  /* ----------------------------------------------------------------------------------------------
   * 2) Put XOSC32K as source of Generic Clock Generator 1
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) ; // Generic Clock Generator 1
 380:	2201      	movs	r2, #1
 382:	4b49      	ldr	r3, [pc, #292]	; (4a8 <SystemInit+0x170>)
 384:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 386:	001a      	movs	r2, r3
 388:	7853      	ldrb	r3, [r2, #1]
 38a:	b25b      	sxtb	r3, r3
 38c:	2b00      	cmp	r3, #0
 38e:	dbfb      	blt.n	388 <SystemInit+0x50>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 1 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_XOSC32K ) | // Generic Clock Generator 1
 390:	4a46      	ldr	r2, [pc, #280]	; (4ac <SystemInit+0x174>)
 392:	4b45      	ldr	r3, [pc, #276]	; (4a8 <SystemInit+0x170>)
 394:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_XOSC32K | // Selected source is External 32KHz Oscillator
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 396:	001a      	movs	r2, r3
 398:	7853      	ldrb	r3, [r2, #1]
 39a:	b25b      	sxtb	r3, r3
 39c:	2b00      	cmp	r3, #0
 39e:	dbfb      	blt.n	398 <SystemInit+0x60>
  }

  /* ----------------------------------------------------------------------------------------------
   * 3) Put Generic Clock Generator 1 as source for Generic Clock Multiplexer 0 (DFLL48M reference)
   */
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID( GENERIC_CLOCK_MULTIPLEXER_DFLL48M ) | // Generic Clock Multiplexer 0
 3a0:	2282      	movs	r2, #130	; 0x82
 3a2:	01d2      	lsls	r2, r2, #7
 3a4:	4b40      	ldr	r3, [pc, #256]	; (4a8 <SystemInit+0x170>)
 3a6:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK1 | // Generic Clock Generator 1 is source
                      GCLK_CLKCTRL_CLKEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 3a8:	001a      	movs	r2, r3
 3aa:	7853      	ldrb	r3, [r2, #1]
 3ac:	b25b      	sxtb	r3, r3
 3ae:	2b00      	cmp	r3, #0
 3b0:	dbfb      	blt.n	3aa <SystemInit+0x72>
   */

  /* DFLL Configuration in Closed Loop mode, cf product datasheet chapter 15.6.7.1 - Closed-Loop Operation */

  /* Remove the OnDemand mode, Bug http://avr32.icgroup.norway.atmel.com/bugzilla/show_bug.cgi?id=9905 */
  SYSCTRL->DFLLCTRL.bit.ONDEMAND = 0 ;
 3b2:	4a3b      	ldr	r2, [pc, #236]	; (4a0 <SystemInit+0x168>)
 3b4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 3b6:	2180      	movs	r1, #128	; 0x80
 3b8:	438b      	bics	r3, r1
 3ba:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
 3bc:	0011      	movs	r1, r2
 3be:	2210      	movs	r2, #16
 3c0:	68cb      	ldr	r3, [r1, #12]
 3c2:	421a      	tst	r2, r3
 3c4:	d0fc      	beq.n	3c0 <SystemInit+0x88>
  {
    /* Wait for synchronization */
  }

  SYSCTRL->DFLLMUL.reg = SYSCTRL_DFLLMUL_CSTEP( 31 ) | // Coarse step is 31, half of the max value
 3c6:	4a3a      	ldr	r2, [pc, #232]	; (4b0 <SystemInit+0x178>)
 3c8:	4b35      	ldr	r3, [pc, #212]	; (4a0 <SystemInit+0x168>)
 3ca:	62da      	str	r2, [r3, #44]	; 0x2c
                         SYSCTRL_DFLLMUL_FSTEP( 511 ) | // Fine step is 511, half of the max value
                         SYSCTRL_DFLLMUL_MUL( (MASTER_CLOCK_FREQ/MAIN_OSC_FREQ) ) ; // External 32KHz is the reference

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
 3cc:	0019      	movs	r1, r3
 3ce:	2210      	movs	r2, #16
 3d0:	68cb      	ldr	r3, [r1, #12]
 3d2:	421a      	tst	r2, r3
 3d4:	d0fc      	beq.n	3d0 <SystemInit+0x98>
  {
    /* Wait for synchronization */
  }

  /* Write full configuration to DFLL control register */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_MODE | /* Enable the closed loop mode */
 3d6:	4a32      	ldr	r2, [pc, #200]	; (4a0 <SystemInit+0x168>)
 3d8:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 3da:	4936      	ldr	r1, [pc, #216]	; (4b4 <SystemInit+0x17c>)
 3dc:	430b      	orrs	r3, r1
 3de:	8493      	strh	r3, [r2, #36]	; 0x24
                           SYSCTRL_DFLLCTRL_WAITLOCK |
                           SYSCTRL_DFLLCTRL_QLDIS ; /* Disable Quick lock */

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
 3e0:	0011      	movs	r1, r2
 3e2:	2210      	movs	r2, #16
 3e4:	68cb      	ldr	r3, [r1, #12]
 3e6:	421a      	tst	r2, r3
 3e8:	d0fc      	beq.n	3e4 <SystemInit+0xac>
  {
    /* Wait for synchronization */
  }

  /* Enable the DFLL */
  SYSCTRL->DFLLCTRL.reg |= SYSCTRL_DFLLCTRL_ENABLE ;
 3ea:	4a2d      	ldr	r2, [pc, #180]	; (4a0 <SystemInit+0x168>)
 3ec:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 3ee:	2102      	movs	r1, #2
 3f0:	430b      	orrs	r3, r1
 3f2:	8493      	strh	r3, [r2, #36]	; 0x24

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
 3f4:	317e      	adds	r1, #126	; 0x7e
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
 3f6:	2040      	movs	r0, #64	; 0x40
  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
 3f8:	68d3      	ldr	r3, [r2, #12]
 3fa:	4219      	tst	r1, r3
 3fc:	d0fc      	beq.n	3f8 <SystemInit+0xc0>
          (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKF) == 0 )
 3fe:	68d3      	ldr	r3, [r2, #12]
  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLLCKC) == 0 ||
 400:	4218      	tst	r0, r3
 402:	d0f9      	beq.n	3f8 <SystemInit+0xc0>
  {
    /* Wait for locks flags */
  }

  while ( (SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) == 0 )
 404:	4926      	ldr	r1, [pc, #152]	; (4a0 <SystemInit+0x168>)
 406:	2210      	movs	r2, #16
 408:	68cb      	ldr	r3, [r1, #12]
 40a:	421a      	tst	r2, r3
 40c:	d0fc      	beq.n	408 <SystemInit+0xd0>
  }

  /* ----------------------------------------------------------------------------------------------
   * 5) Switch Generic Clock Generator 0 to DFLL48M. CPU will run at 48MHz.
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_MAIN ) ; // Generic Clock Generator 0
 40e:	2200      	movs	r2, #0
 410:	4b25      	ldr	r3, [pc, #148]	; (4a8 <SystemInit+0x170>)
 412:	609a      	str	r2, [r3, #8]

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 414:	001a      	movs	r2, r3
 416:	7853      	ldrb	r3, [r2, #1]
 418:	b25b      	sxtb	r3, r3
 41a:	2b00      	cmp	r3, #0
 41c:	dbfb      	blt.n	416 <SystemInit+0xde>
  {
    /* Wait for synchronization */
  }

  /* Write Generic Clock Generator 0 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_MAIN ) | // Generic Clock Generator 0
 41e:	4a26      	ldr	r2, [pc, #152]	; (4b8 <SystemInit+0x180>)
 420:	4b21      	ldr	r3, [pc, #132]	; (4a8 <SystemInit+0x170>)
 422:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_DFLL48M | // Selected source is DFLL 48MHz
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_IDC | // Set 50/50 duty cycle
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 424:	001a      	movs	r2, r3
 426:	7853      	ldrb	r3, [r2, #1]
 428:	b25b      	sxtb	r3, r3
 42a:	2b00      	cmp	r3, #0
 42c:	dbfb      	blt.n	426 <SystemInit+0xee>
  }

  /* ----------------------------------------------------------------------------------------------
   * 6) Modify PRESCaler value of OSC8M to have 8MHz
   */
  SYSCTRL->OSC8M.bit.PRESC = SYSCTRL_OSC8M_PRESC_1_Val ;
 42e:	4b1c      	ldr	r3, [pc, #112]	; (4a0 <SystemInit+0x168>)
 430:	6a1a      	ldr	r2, [r3, #32]
 432:	4922      	ldr	r1, [pc, #136]	; (4bc <SystemInit+0x184>)
 434:	4011      	ands	r1, r2
 436:	2280      	movs	r2, #128	; 0x80
 438:	0052      	lsls	r2, r2, #1
 43a:	430a      	orrs	r2, r1
 43c:	621a      	str	r2, [r3, #32]
  SYSCTRL->OSC8M.bit.ONDEMAND = 0 ;
 43e:	6a1a      	ldr	r2, [r3, #32]
 440:	2180      	movs	r1, #128	; 0x80
 442:	438a      	bics	r2, r1
 444:	621a      	str	r2, [r3, #32]

  /* ----------------------------------------------------------------------------------------------
   * 7) Put OSC8M as source for Generic Clock Generator 3
   */
  GCLK->GENDIV.reg = GCLK_GENDIV_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) ; // Generic Clock Generator 3
 446:	4b18      	ldr	r3, [pc, #96]	; (4a8 <SystemInit+0x170>)
 448:	2203      	movs	r2, #3
 44a:	609a      	str	r2, [r3, #8]

  /* Write Generic Clock Generator 3 configuration */
  GCLK->GENCTRL.reg = GCLK_GENCTRL_ID( GENERIC_CLOCK_GENERATOR_OSC8M ) | // Generic Clock Generator 3
 44c:	4a1c      	ldr	r2, [pc, #112]	; (4c0 <SystemInit+0x188>)
 44e:	605a      	str	r2, [r3, #4]
                      GCLK_GENCTRL_SRC_OSC8M | // Selected source is RC OSC 8MHz (already enabled at reset)
//                      GCLK_GENCTRL_OE | // Output clock to a pin for tests
                      GCLK_GENCTRL_GENEN ;

  while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY )
 450:	001a      	movs	r2, r3
 452:	7853      	ldrb	r3, [r2, #1]
 454:	b25b      	sxtb	r3, r3
 456:	2b00      	cmp	r3, #0
 458:	dbfb      	blt.n	452 <SystemInit+0x11a>

  /*
   * Now that all system clocks are configured, we can set CPU and APBx BUS clocks.
   * There values are normally the one present after Reset.
   */
  PM->CPUSEL.reg  = PM_CPUSEL_CPUDIV_DIV1 ;
 45a:	4b10      	ldr	r3, [pc, #64]	; (49c <SystemInit+0x164>)
 45c:	2200      	movs	r2, #0
 45e:	721a      	strb	r2, [r3, #8]
  PM->APBASEL.reg = PM_APBASEL_APBADIV_DIV1_Val ;
 460:	725a      	strb	r2, [r3, #9]
  PM->APBBSEL.reg = PM_APBBSEL_APBBDIV_DIV1_Val ;
 462:	729a      	strb	r2, [r3, #10]
  PM->APBCSEL.reg = PM_APBCSEL_APBCDIV_DIV1_Val ;
 464:	72da      	strb	r2, [r3, #11]

  SystemCoreClock=MASTER_CLOCK_FREQ ;
 466:	4a17      	ldr	r2, [pc, #92]	; (4c4 <SystemInit+0x18c>)
 468:	4b17      	ldr	r3, [pc, #92]	; (4c8 <SystemInit+0x190>)
 46a:	601a      	str	r2, [r3, #0]
  /* ----------------------------------------------------------------------------------------------
   * 8) Load ADC factory calibration values
   */

  // ADC Bias Calibration
  uint32_t bias = (*((uint32_t *) ADC_FUSES_BIASCAL_ADDR) & ADC_FUSES_BIASCAL_Msk) >> ADC_FUSES_BIASCAL_Pos;
 46c:	4b17      	ldr	r3, [pc, #92]	; (4cc <SystemInit+0x194>)
 46e:	6819      	ldr	r1, [r3, #0]

  // ADC Linearity bits 4:0
  uint32_t linearity = (*((uint32_t *) ADC_FUSES_LINEARITY_0_ADDR) & ADC_FUSES_LINEARITY_0_Msk) >> ADC_FUSES_LINEARITY_0_Pos;
 470:	4b17      	ldr	r3, [pc, #92]	; (4d0 <SystemInit+0x198>)
 472:	6818      	ldr	r0, [r3, #0]
 474:	0ec0      	lsrs	r0, r0, #27
  uint32_t bias = (*((uint32_t *) ADC_FUSES_BIASCAL_ADDR) & ADC_FUSES_BIASCAL_Msk) >> ADC_FUSES_BIASCAL_Pos;
 476:	068b      	lsls	r3, r1, #26
 478:	0f5b      	lsrs	r3, r3, #29

  // ADC Linearity bits 7:5
  linearity |= ((*((uint32_t *) ADC_FUSES_LINEARITY_1_ADDR) & ADC_FUSES_LINEARITY_1_Msk) >> ADC_FUSES_LINEARITY_1_Pos) << 5;

  ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(linearity);
 47a:	021b      	lsls	r3, r3, #8
  linearity |= ((*((uint32_t *) ADC_FUSES_LINEARITY_1_ADDR) & ADC_FUSES_LINEARITY_1_Msk) >> ADC_FUSES_LINEARITY_1_Pos) << 5;
 47c:	0149      	lsls	r1, r1, #5
 47e:	22ff      	movs	r2, #255	; 0xff
 480:	400a      	ands	r2, r1
  ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(linearity);
 482:	4302      	orrs	r2, r0
 484:	4313      	orrs	r3, r2
 486:	4a13      	ldr	r2, [pc, #76]	; (4d4 <SystemInit+0x19c>)
 488:	8513      	strh	r3, [r2, #40]	; 0x28

  /*
   * 9) Disable automatic NVM write operations
   */
  NVMCTRL->CTRLB.bit.MANW = 1;
 48a:	4a03      	ldr	r2, [pc, #12]	; (498 <SystemInit+0x160>)
 48c:	6853      	ldr	r3, [r2, #4]
 48e:	2180      	movs	r1, #128	; 0x80
 490:	430b      	orrs	r3, r1
 492:	6053      	str	r3, [r2, #4]
}
 494:	4770      	bx	lr
 496:	46c0      	nop			; (mov r8, r8)
 498:	41004000 	.word	0x41004000
 49c:	40000400 	.word	0x40000400
 4a0:	40000800 	.word	0x40000800
 4a4:	0000060c 	.word	0x0000060c
 4a8:	40000c00 	.word	0x40000c00
 4ac:	00010501 	.word	0x00010501
 4b0:	7dff05b8 	.word	0x7dff05b8
 4b4:	00000a04 	.word	0x00000a04
 4b8:	00030700 	.word	0x00030700
 4bc:	fffffcff 	.word	0xfffffcff
 4c0:	00010603 	.word	0x00010603
 4c4:	02dc6c00 	.word	0x02dc6c00
 4c8:	20000000 	.word	0x20000000
 4cc:	00806024 	.word	0x00806024
 4d0:	00806020 	.word	0x00806020
 4d4:	42004000 	.word	0x42004000

000004d8 <event_init>:

//==============================================================================
void event_init()
{
	// Enable the bus clock for the Event System
	PM->APBCMASK.bit.EVSYS_ = 1;
 4d8:	4a0b      	ldr	r2, [pc, #44]	; (508 <event_init+0x30>)
 4da:	6a13      	ldr	r3, [r2, #32]
 4dc:	2102      	movs	r1, #2
 4de:	430b      	orrs	r3, r1
 4e0:	6213      	str	r3, [r2, #32]

    // Configure the General Clock with the 48MHz clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_EVSYS_0) |
 4e2:	4a0a      	ldr	r2, [pc, #40]	; (50c <event_init+0x34>)
 4e4:	4b0a      	ldr	r3, [pc, #40]	; (510 <event_init+0x38>)
 4e6:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_GEN_GCLK0 |
	                    GCLK_CLKCTRL_CLKEN;
	// Wait for the GCLK to be synchronized
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 4e8:	001a      	movs	r2, r3
 4ea:	7853      	ldrb	r3, [r2, #1]
 4ec:	b25b      	sxtb	r3, r3
 4ee:	2b00      	cmp	r3, #0
 4f0:	dbfb      	blt.n	4ea <event_init+0x12>

    // Reset the event system
	EVSYS->CTRL.bit.SWRST = 1;
 4f2:	4b08      	ldr	r3, [pc, #32]	; (514 <event_init+0x3c>)
 4f4:	781a      	ldrb	r2, [r3, #0]
 4f6:	2101      	movs	r1, #1
 4f8:	430a      	orrs	r2, r1
 4fa:	701a      	strb	r2, [r3, #0]
	
	
	//TCC0->EVCTRL.bit.MCEO0 = 1;
    // Use Channel 0 - Note that 1 must be added to the channel in the USER 
    // Set up the User as TC3 (0x12)
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(0+1) | EVSYS_USER_USER(0x12);
 4fc:	2289      	movs	r2, #137	; 0x89
 4fe:	0052      	lsls	r2, r2, #1
 500:	811a      	strh	r2, [r3, #8]
	
	// Set up the channel generator as TCC0_MCX0 (0x25)
	// The Async and Sync paths both work, but the SINGLE edges don't seem to
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0)         |
 502:	4a05      	ldr	r2, [pc, #20]	; (518 <event_init+0x40>)
 504:	605a      	str	r2, [r3, #4]
	                     EVSYS_CHANNEL_EDGSEL_RISING_EDGE |
						 EVSYS_CHANNEL_PATH_ASYNCHRONOUS   |
						 EVSYS_CHANNEL_EVGEN(0x25);
	
}
 506:	4770      	bx	lr
 508:	40000400 	.word	0x40000400
 50c:	00004007 	.word	0x00004007
 510:	40000c00 	.word	0x40000c00
 514:	42000400 	.word	0x42000400
 518:	06250000 	.word	0x06250000

0000051c <led_write>:
//
//------------------------------------------------------------------------------

//==============================================================================
void led_write(uint8_t led, uint16_t red, uint16_t green, uint16_t blue)
{
 51c:	b530      	push	{r4, r5, lr}

	switch(led)
 51e:	2805      	cmp	r0, #5
 520:	d807      	bhi.n	532 <led_write+0x16>
 522:	0080      	lsls	r0, r0, #2
 524:	4c18      	ldr	r4, [pc, #96]	; (588 <led_write+0x6c>)
 526:	5820      	ldr	r0, [r4, r0]
 528:	4687      	mov	pc, r0
	{
		case 1:
		unpacked[15] = red;
 52a:	4818      	ldr	r0, [pc, #96]	; (58c <led_write+0x70>)
 52c:	83c1      	strh	r1, [r0, #30]
		unpacked[14] = green;
 52e:	8382      	strh	r2, [r0, #28]
		unpacked[13] = blue;
 530:	8343      	strh	r3, [r0, #26]
 532:	4816      	ldr	r0, [pc, #88]	; (58c <led_write+0x70>)
 534:	0001      	movs	r1, r0
 536:	3120      	adds	r1, #32
 538:	0005      	movs	r5, r0
 53a:	3544      	adds	r5, #68	; 0x44
{
	// count = number of 12-bit samples in input[]
	uint16_t j = 0;
	for (uint16_t i = 0; i < count; i += 2)
	{
		uint16_t a = input[i] & 0x0FFF;        // 12 bits
 53c:	8803      	ldrh	r3, [r0, #0]
 53e:	051b      	lsls	r3, r3, #20
 540:	0d1b      	lsrs	r3, r3, #20
		uint16_t b = input[i + 1] & 0x0FFF;
 542:	8842      	ldrh	r2, [r0, #2]
 544:	0512      	lsls	r2, r2, #20
 546:	0d12      	lsrs	r2, r2, #20

		output[j++] = a >> 4;                  // high 8 bits of a
 548:	091c      	lsrs	r4, r3, #4
 54a:	700c      	strb	r4, [r1, #0]
		output[j++] = ((a & 0x000F) << 4) + (b >> 8); // low 4 of a + high 4 of b
 54c:	011b      	lsls	r3, r3, #4
 54e:	0a14      	lsrs	r4, r2, #8
 550:	18e3      	adds	r3, r4, r3
 552:	704b      	strb	r3, [r1, #1]
		output[j++] = b & 0x00FF;              // low 8 of b
 554:	708a      	strb	r2, [r1, #2]
 556:	3004      	adds	r0, #4
 558:	3103      	adds	r1, #3
	for (uint16_t i = 0; i < count; i += 2)
 55a:	42a9      	cmp	r1, r5
 55c:	d1ee      	bne.n	53c <led_write+0x20>
}
 55e:	bd30      	pop	{r4, r5, pc}
		unpacked[12] = red;
 560:	480a      	ldr	r0, [pc, #40]	; (58c <led_write+0x70>)
 562:	8301      	strh	r1, [r0, #24]
		unpacked[11] = green;
 564:	82c2      	strh	r2, [r0, #22]
		unpacked[10] = blue;
 566:	8283      	strh	r3, [r0, #20]
		break;
 568:	e7e3      	b.n	532 <led_write+0x16>
		unpacked[9] = red;
 56a:	4808      	ldr	r0, [pc, #32]	; (58c <led_write+0x70>)
 56c:	8241      	strh	r1, [r0, #18]
		unpacked[8] = green;
 56e:	8202      	strh	r2, [r0, #16]
		unpacked[7] = blue;
 570:	81c3      	strh	r3, [r0, #14]
		break;
 572:	e7de      	b.n	532 <led_write+0x16>
		unpacked[6] = red;
 574:	4805      	ldr	r0, [pc, #20]	; (58c <led_write+0x70>)
 576:	8181      	strh	r1, [r0, #12]
		unpacked[5] = green;
 578:	8142      	strh	r2, [r0, #10]
		unpacked[4] = blue;
 57a:	8103      	strh	r3, [r0, #8]
		break;
 57c:	e7d9      	b.n	532 <led_write+0x16>
		unpacked[3] = red;
 57e:	4803      	ldr	r0, [pc, #12]	; (58c <led_write+0x70>)
 580:	80c1      	strh	r1, [r0, #6]
		unpacked[2] = green;
 582:	8082      	strh	r2, [r0, #4]
		unpacked[1] = blue;
 584:	8043      	strh	r3, [r0, #2]
		break;
 586:	e7d4      	b.n	532 <led_write+0x16>
 588:	00000ad0 	.word	0x00000ad0
 58c:	20000450 	.word	0x20000450

00000590 <main>:
uint8_t data_sent = 1;
uint8_t q = 1;


int main(void)
{
 590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Initialize the SAM system */
	SystemInit();
 592:	4b2d      	ldr	r3, [pc, #180]	; (648 <main+0xb8>)
 594:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 596:	4a2d      	ldr	r2, [pc, #180]	; (64c <main+0xbc>)
 598:	4b2d      	ldr	r3, [pc, #180]	; (650 <main+0xc0>)
 59a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 59c:	482d      	ldr	r0, [pc, #180]	; (654 <main+0xc4>)
 59e:	6a03      	ldr	r3, [r0, #32]
 5a0:	021b      	lsls	r3, r3, #8
 5a2:	0a1b      	lsrs	r3, r3, #8
 5a4:	21c0      	movs	r1, #192	; 0xc0
 5a6:	0609      	lsls	r1, r1, #24
 5a8:	430b      	orrs	r3, r1
 5aa:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 5ac:	2300      	movs	r3, #0
 5ae:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 5b0:	3307      	adds	r3, #7
 5b2:	6013      	str	r3, [r2, #0]
	SysTick_Config(48000); //  Configure the SysTick timer for a ms

	// Init the timer and the counter
	timer_init();
 5b4:	4b28      	ldr	r3, [pc, #160]	; (658 <main+0xc8>)
 5b6:	4798      	blx	r3
	timer_set_period(1000);
 5b8:	20fa      	movs	r0, #250	; 0xfa
 5ba:	0080      	lsls	r0, r0, #2
 5bc:	4b27      	ldr	r3, [pc, #156]	; (65c <main+0xcc>)
 5be:	4798      	blx	r3
	counter_init();
 5c0:	4b27      	ldr	r3, [pc, #156]	; (660 <main+0xd0>)
 5c2:	4798      	blx	r3
	spi_init();
 5c4:	4b27      	ldr	r3, [pc, #156]	; (664 <main+0xd4>)
 5c6:	4798      	blx	r3

	//counter_set(9);
	
	// Set up the events
	event_init();
 5c8:	4b27      	ldr	r3, [pc, #156]	; (668 <main+0xd8>)
 5ca:	4798      	blx	r3
	
	// Turn on the timer and the counter
    timer_enable();
 5cc:	4b27      	ldr	r3, [pc, #156]	; (66c <main+0xdc>)
 5ce:	4798      	blx	r3
	counter_enable();
 5d0:	4b27      	ldr	r3, [pc, #156]	; (670 <main+0xe0>)
 5d2:	4798      	blx	r3

	
	// Configure the Arduino LED
	REG_PORT_DIR0 |= PORT_PA17;
 5d4:	4927      	ldr	r1, [pc, #156]	; (674 <main+0xe4>)
 5d6:	680b      	ldr	r3, [r1, #0]
 5d8:	2280      	movs	r2, #128	; 0x80
 5da:	0292      	lsls	r2, r2, #10
 5dc:	4313      	orrs	r3, r2
 5de:	600b      	str	r3, [r1, #0]
	REG_PORT_OUTSET0 = PORT_PA17;
 5e0:	4b25      	ldr	r3, [pc, #148]	; (678 <main+0xe8>)
 5e2:	601a      	str	r2, [r3, #0]
	
	while (1)
	{

		if (millis > 299)
 5e4:	4c25      	ldr	r4, [pc, #148]	; (67c <main+0xec>)
		{

			led_write(q,0,0,0x0fff);
 5e6:	4d26      	ldr	r5, [pc, #152]	; (680 <main+0xf0>)
 5e8:	4e26      	ldr	r6, [pc, #152]	; (684 <main+0xf4>)
 5ea:	e00a      	b.n	602 <main+0x72>
			led_write((q-1), 0, 0, 0);
			q++;
			if(q>5)q=1;
			if(q==2)led_write((5), 0, 0, 0);
 5ec:	2b02      	cmp	r3, #2
 5ee:	d023      	beq.n	638 <main+0xa8>
			

			REG_PORT_OUTTGL0 = PORT_PA17;
 5f0:	2280      	movs	r2, #128	; 0x80
 5f2:	0292      	lsls	r2, r2, #10
 5f4:	4b24      	ldr	r3, [pc, #144]	; (688 <main+0xf8>)
 5f6:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 5f8:	b672      	cpsid	i
			__disable_irq();
			millis = 0;
 5fa:	2200      	movs	r2, #0
 5fc:	4b1f      	ldr	r3, [pc, #124]	; (67c <main+0xec>)
 5fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 600:	b662      	cpsie	i
		if (millis > 299)
 602:	222c      	movs	r2, #44	; 0x2c
 604:	32ff      	adds	r2, #255	; 0xff
 606:	6823      	ldr	r3, [r4, #0]
 608:	4293      	cmp	r3, r2
 60a:	d9fc      	bls.n	606 <main+0x76>
			led_write(q,0,0,0x0fff);
 60c:	7828      	ldrb	r0, [r5, #0]
 60e:	4b1f      	ldr	r3, [pc, #124]	; (68c <main+0xfc>)
 610:	2200      	movs	r2, #0
 612:	2100      	movs	r1, #0
 614:	47b0      	blx	r6
			led_write((q-1), 0, 0, 0);
 616:	7828      	ldrb	r0, [r5, #0]
 618:	3801      	subs	r0, #1
 61a:	b2c0      	uxtb	r0, r0
 61c:	2300      	movs	r3, #0
 61e:	2200      	movs	r2, #0
 620:	2100      	movs	r1, #0
 622:	47b0      	blx	r6
			q++;
 624:	782b      	ldrb	r3, [r5, #0]
 626:	3301      	adds	r3, #1
 628:	b2db      	uxtb	r3, r3
 62a:	702b      	strb	r3, [r5, #0]
			if(q>5)q=1;
 62c:	2b05      	cmp	r3, #5
 62e:	d9dd      	bls.n	5ec <main+0x5c>
 630:	2201      	movs	r2, #1
 632:	4b13      	ldr	r3, [pc, #76]	; (680 <main+0xf0>)
 634:	701a      	strb	r2, [r3, #0]
 636:	e7db      	b.n	5f0 <main+0x60>
			if(q==2)led_write((5), 0, 0, 0);
 638:	2300      	movs	r3, #0
 63a:	2200      	movs	r2, #0
 63c:	2100      	movs	r1, #0
 63e:	2005      	movs	r0, #5
 640:	4f10      	ldr	r7, [pc, #64]	; (684 <main+0xf4>)
 642:	47b8      	blx	r7
 644:	e7d4      	b.n	5f0 <main+0x60>
 646:	46c0      	nop			; (mov r8, r8)
 648:	00000339 	.word	0x00000339
 64c:	e000e010 	.word	0xe000e010
 650:	0000bb7f 	.word	0x0000bb7f
 654:	e000ed00 	.word	0xe000ed00
 658:	0000088d 	.word	0x0000088d
 65c:	0000084d 	.word	0x0000084d
 660:	00000159 	.word	0x00000159
 664:	000006a1 	.word	0x000006a1
 668:	000004d9 	.word	0x000004d9
 66c:	00000921 	.word	0x00000921
 670:	00000129 	.word	0x00000129
 674:	41004400 	.word	0x41004400
 678:	41004418 	.word	0x41004418
 67c:	20000488 	.word	0x20000488
 680:	20000004 	.word	0x20000004
 684:	0000051d 	.word	0x0000051d
 688:	4100441c 	.word	0x4100441c
 68c:	00000fff 	.word	0x00000fff

00000690 <SysTick_Handler>:
}


void SysTick_Handler ()
{
	millis++;
 690:	4a02      	ldr	r2, [pc, #8]	; (69c <SysTick_Handler+0xc>)
 692:	6813      	ldr	r3, [r2, #0]
 694:	3301      	adds	r3, #1
 696:	6013      	str	r3, [r2, #0]
}
 698:	4770      	bx	lr
 69a:	46c0      	nop			; (mov r8, r8)
 69c:	20000488 	.word	0x20000488

000006a0 <spi_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void spi_init()
{
 6a0:	b570      	push	{r4, r5, r6, lr}
  // MOSI
  // Configure the appropriate peripheral
#if (SPI_MOSI_PIN % 2) // Odd Pin
  PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
#else                  // Even Pin
  PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
 6a2:	4b3a      	ldr	r3, [pc, #232]	; (78c <spi_init+0xec>)
 6a4:	20b5      	movs	r0, #181	; 0xb5
 6a6:	5c19      	ldrb	r1, [r3, r0]
 6a8:	260f      	movs	r6, #15
 6aa:	43b1      	bics	r1, r6
 6ac:	2503      	movs	r5, #3
 6ae:	4329      	orrs	r1, r5
 6b0:	5419      	strb	r1, [r3, r0]
#endif
  // Enable the PMUX
  PORT->Group[SPI_MOSI_GROUP].PINCFG[SPI_MOSI_PIN].bit.PMUXEN = 1;
 6b2:	22ca      	movs	r2, #202	; 0xca
 6b4:	5c9c      	ldrb	r4, [r3, r2]
 6b6:	2101      	movs	r1, #1
 6b8:	430c      	orrs	r4, r1
 6ba:	549c      	strb	r4, [r3, r2]
  // MISO
  // Configure the appropriate peripheral
#if (SPI_MISO_PIN % 2) // Odd Pin
  PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
#else                  // Even Pin
  PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
 6bc:	2436      	movs	r4, #54	; 0x36
 6be:	5d1a      	ldrb	r2, [r3, r4]
 6c0:	43b2      	bics	r2, r6
 6c2:	432a      	orrs	r2, r5
 6c4:	551a      	strb	r2, [r3, r4]
#endif
  // Enable the PMUX
  PORT->Group[SPI_MISO_GROUP].PINCFG[SPI_MISO_PIN].bit.PMUXEN = 1;
 6c6:	3416      	adds	r4, #22
 6c8:	5d1a      	ldrb	r2, [r3, r4]
 6ca:	430a      	orrs	r2, r1
 6cc:	551a      	strb	r2, [r3, r4]

  // SCK
  // Configure the appropriate peripheral
#if (SPI_SCK_PIN % 2) // Odd Pin
  PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
 6ce:	5c1c      	ldrb	r4, [r3, r0]
 6d0:	220f      	movs	r2, #15
 6d2:	4022      	ands	r2, r4
 6d4:	2430      	movs	r4, #48	; 0x30
 6d6:	4322      	orrs	r2, r4
 6d8:	541a      	strb	r2, [r3, r0]
#else                  // Even Pin
  PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
#endif
  // Enable the PMUX
  PORT->Group[SPI_SCK_GROUP].PINCFG[SPI_SCK_PIN].bit.PMUXEN = 1;
 6da:	3016      	adds	r0, #22
 6dc:	5c1a      	ldrb	r2, [r3, r0]
 6de:	430a      	orrs	r2, r1
 6e0:	541a      	strb	r2, [r3, r0]
  
  //////////////////////////////////////////////////////////////////////////////
  // Disable the SPI - 26.6.2.1
  //////////////////////////////////////////////////////////////////////////////
  SERCOM4->SPI.CTRLA.bit.ENABLE = 0;
 6e2:	4a2b      	ldr	r2, [pc, #172]	; (790 <spi_init+0xf0>)
 6e4:	6813      	ldr	r3, [r2, #0]
 6e6:	2102      	movs	r1, #2
 6e8:	438b      	bics	r3, r1
 6ea:	6013      	str	r3, [r2, #0]
  // Wait for it to complete
  while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
 6ec:	69d3      	ldr	r3, [r2, #28]
 6ee:	079b      	lsls	r3, r3, #30
 6f0:	d4fc      	bmi.n	6ec <spi_init+0x4c>

  //////////////////////////////////////////////////////////////////////////////
  // Set up the PM (default on, but let's just do it) and the GCLK
  //////////////////////////////////////////////////////////////////////////////  
  PM->APBCMASK.reg |= PM_APBCMASK_SERCOM4;
 6f2:	4a28      	ldr	r2, [pc, #160]	; (794 <spi_init+0xf4>)
 6f4:	6a13      	ldr	r3, [r2, #32]
 6f6:	2140      	movs	r1, #64	; 0x40
 6f8:	430b      	orrs	r3, r1
 6fa:	6213      	str	r3, [r2, #32]

  // Initialize the GCLK
  // Setting clock for the SERCOM4_CORE clock
  GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_SERCOM4_CORE | 
 6fc:	4a26      	ldr	r2, [pc, #152]	; (798 <spi_init+0xf8>)
 6fe:	4b27      	ldr	r3, [pc, #156]	; (79c <spi_init+0xfc>)
 700:	805a      	strh	r2, [r3, #2]
                      GCLK_CLKCTRL_GEN_GCLK0       | 
                      GCLK_CLKCTRL_CLKEN ;

  // Wait for the GCLK to be synchronized
  while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 702:	001a      	movs	r2, r3
 704:	7853      	ldrb	r3, [r2, #1]
 706:	b25b      	sxtb	r3, r3
 708:	2b00      	cmp	r3, #0
 70a:	dbfb      	blt.n	704 <spi_init+0x64>
  //////////////////////////////////////////////////////////////////////////////
  // Initialize the SPI
  //////////////////////////////////////////////////////////////////////////////

  // Reset the SPI
  SERCOM4->SPI.CTRLA.bit.SWRST = 1;
 70c:	4a20      	ldr	r2, [pc, #128]	; (790 <spi_init+0xf0>)
 70e:	6813      	ldr	r3, [r2, #0]
 710:	2101      	movs	r1, #1
 712:	430b      	orrs	r3, r1
 714:	6013      	str	r3, [r2, #0]
  // Wait for it to complete
  while (SERCOM4->SPI.CTRLA.bit.SWRST || SERCOM4->SPI.SYNCBUSY.bit.SWRST);
 716:	6813      	ldr	r3, [r2, #0]
 718:	07db      	lsls	r3, r3, #31
 71a:	d4fc      	bmi.n	716 <spi_init+0x76>
 71c:	69d3      	ldr	r3, [r2, #28]
 71e:	07db      	lsls	r3, r3, #31
 720:	d4f9      	bmi.n	716 <spi_init+0x76>

  // Set up CTRLA 
  SERCOM4->SPI.CTRLA.bit.DIPO = 0; // MISO on PAD0
 722:	4b1b      	ldr	r3, [pc, #108]	; (790 <spi_init+0xf0>)
 724:	681a      	ldr	r2, [r3, #0]
 726:	491e      	ldr	r1, [pc, #120]	; (7a0 <spi_init+0x100>)
 728:	400a      	ands	r2, r1
 72a:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.CTRLA.bit.DOPO = 1; // MOSI on PAD2, SCK on PAD3, SS on PAD 1
 72c:	681a      	ldr	r2, [r3, #0]
 72e:	491d      	ldr	r1, [pc, #116]	; (7a4 <spi_init+0x104>)
 730:	4011      	ands	r1, r2
 732:	2280      	movs	r2, #128	; 0x80
 734:	0252      	lsls	r2, r2, #9
 736:	430a      	orrs	r2, r1
 738:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.CTRLA.bit.DORD = 0; // MSB Transferred first
 73a:	681a      	ldr	r2, [r3, #0]
 73c:	491a      	ldr	r1, [pc, #104]	; (7a8 <spi_init+0x108>)
 73e:	400a      	ands	r2, r1
 740:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.CTRLA.bit.CPOL = 0; // SCK Low when Idle
 742:	681a      	ldr	r2, [r3, #0]
 744:	4919      	ldr	r1, [pc, #100]	; (7ac <spi_init+0x10c>)
 746:	400a      	ands	r2, r1
 748:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.CTRLA.bit.CPHA = 0; // Data sampled on leading edge and change on trailing edge
 74a:	681a      	ldr	r2, [r3, #0]
 74c:	4918      	ldr	r1, [pc, #96]	; (7b0 <spi_init+0x110>)
 74e:	400a      	ands	r2, r1
 750:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.CTRLA.bit.MODE = 3; // Set MODE as SPI Master
 752:	681a      	ldr	r2, [r3, #0]
 754:	211c      	movs	r1, #28
 756:	438a      	bics	r2, r1
 758:	3910      	subs	r1, #16
 75a:	430a      	orrs	r2, r1
 75c:	601a      	str	r2, [r3, #0]

  // Set up CTRLB
  SERCOM4->SPI.CTRLB.bit.RXEN = 1; // Enable the receiver
 75e:	6859      	ldr	r1, [r3, #4]
 760:	2280      	movs	r2, #128	; 0x80
 762:	0292      	lsls	r2, r2, #10
 764:	430a      	orrs	r2, r1
 766:	605a      	str	r2, [r3, #4]

  // Set up the BAUD rate
  SERCOM4->SPI.BAUD.reg = 11; // 100KHz - too slow, but easy to see on the Logic Analyzer
 768:	220b      	movs	r2, #11
 76a:	731a      	strb	r2, [r3, #12]


  //////////////////////////////////////////////////////////////////////////////
  // Enable the SPI
  ////////////////////////////////////////////////////////////////////////////// 
  SERCOM4->SPI.CTRLA.bit.ENABLE = 1;
 76c:	681a      	ldr	r2, [r3, #0]
 76e:	2102      	movs	r1, #2
 770:	430a      	orrs	r2, r1
 772:	601a      	str	r2, [r3, #0]
  SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC | SERCOM_SPI_INTENSET_DRE;
 774:	2203      	movs	r2, #3
 776:	759a      	strb	r2, [r3, #22]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 778:	2280      	movs	r2, #128	; 0x80
 77a:	0192      	lsls	r2, r2, #6
 77c:	4b0d      	ldr	r3, [pc, #52]	; (7b4 <spi_init+0x114>)
 77e:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(SERCOM4_IRQn);
  // Wait for it to complete
  while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
 780:	4a03      	ldr	r2, [pc, #12]	; (790 <spi_init+0xf0>)
 782:	69d3      	ldr	r3, [r2, #28]
 784:	079b      	lsls	r3, r3, #30
 786:	d4fc      	bmi.n	782 <spi_init+0xe2>

}
 788:	bd70      	pop	{r4, r5, r6, pc}
 78a:	46c0      	nop			; (mov r8, r8)
 78c:	41004400 	.word	0x41004400
 790:	42001800 	.word	0x42001800
 794:	40000400 	.word	0x40000400
 798:	00004018 	.word	0x00004018
 79c:	40000c00 	.word	0x40000c00
 7a0:	ffcfffff 	.word	0xffcfffff
 7a4:	fffcffff 	.word	0xfffcffff
 7a8:	bfffffff 	.word	0xbfffffff
 7ac:	dfffffff 	.word	0xdfffffff
 7b0:	efffffff 	.word	0xefffffff
 7b4:	e000e100 	.word	0xe000e100

000007b8 <spi_write>:


//==============================================================================
void spi_write()
{
	while (!SERCOM4->SPI.INTFLAG.bit.DRE);
 7b8:	4a07      	ldr	r2, [pc, #28]	; (7d8 <spi_write+0x20>)
 7ba:	7e13      	ldrb	r3, [r2, #24]
 7bc:	07db      	lsls	r3, r3, #31
 7be:	d5fc      	bpl.n	7ba <spi_write+0x2>
    SERCOM4->SPI.DATA.reg = packed_stuff[0];
 7c0:	4b06      	ldr	r3, [pc, #24]	; (7dc <spi_write+0x24>)
 7c2:	781a      	ldrb	r2, [r3, #0]
 7c4:	4b04      	ldr	r3, [pc, #16]	; (7d8 <spi_write+0x20>)
 7c6:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
 7c8:	2201      	movs	r2, #1
 7ca:	759a      	strb	r2, [r3, #22]
    // Wait until transmission complete (TXC)
    while (!SERCOM4->SPI.INTFLAG.bit.DRE);
 7cc:	001a      	movs	r2, r3
 7ce:	7e13      	ldrb	r3, [r2, #24]
 7d0:	07db      	lsls	r3, r3, #31
 7d2:	d5fc      	bpl.n	7ce <spi_write+0x16>

}
 7d4:	4770      	bx	lr
 7d6:	46c0      	nop			; (mov r8, r8)
 7d8:	42001800 	.word	0x42001800
 7dc:	20000470 	.word	0x20000470

000007e0 <SERCOM4_Handler>:
//------------------------------------------------------------------------------
void SERCOM4_Handler()
{
	    //uint8_t data;
	    
	    if (SERCOM4->SPI.INTFLAG.bit.DRE) {
 7e0:	4b16      	ldr	r3, [pc, #88]	; (83c <SERCOM4_Handler+0x5c>)
 7e2:	7e1b      	ldrb	r3, [r3, #24]
 7e4:	07db      	lsls	r3, r3, #31
 7e6:	d514      	bpl.n	812 <SERCOM4_Handler+0x32>
		    // Ready to transmit next byte

			if(i < 24)
 7e8:	4b15      	ldr	r3, [pc, #84]	; (840 <SERCOM4_Handler+0x60>)
 7ea:	781b      	ldrb	r3, [r3, #0]
 7ec:	2b17      	cmp	r3, #23
 7ee:	d81c      	bhi.n	82a <SERCOM4_Handler+0x4a>
			{
				SERCOM4->SPI.DATA.reg = packed_stuff[i++];
 7f0:	1c59      	adds	r1, r3, #1
 7f2:	4a13      	ldr	r2, [pc, #76]	; (840 <SERCOM4_Handler+0x60>)
 7f4:	7011      	strb	r1, [r2, #0]
 7f6:	4a13      	ldr	r2, [pc, #76]	; (844 <SERCOM4_Handler+0x64>)
 7f8:	5cd2      	ldrb	r2, [r2, r3]
 7fa:	4b10      	ldr	r3, [pc, #64]	; (83c <SERCOM4_Handler+0x5c>)
 7fc:	629a      	str	r2, [r3, #40]	; 0x28
				data_sent = 0;
 7fe:	2200      	movs	r2, #0
 800:	4b11      	ldr	r3, [pc, #68]	; (848 <SERCOM4_Handler+0x68>)
 802:	701a      	strb	r2, [r3, #0]
				while (!SERCOM4->SPI.INTFLAG.bit.TXC);
 804:	4a0d      	ldr	r2, [pc, #52]	; (83c <SERCOM4_Handler+0x5c>)
 806:	7e13      	ldrb	r3, [r2, #24]
 808:	079b      	lsls	r3, r3, #30
 80a:	d5fc      	bpl.n	806 <SERCOM4_Handler+0x26>
			{
				SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
				i = 1;
				SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
			}
		SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_DRE; // Clear flag
 80c:	2201      	movs	r2, #1
 80e:	4b0b      	ldr	r3, [pc, #44]	; (83c <SERCOM4_Handler+0x5c>)
 810:	761a      	strb	r2, [r3, #24]
	    }
		
		if (SERCOM4->SPI.INTFLAG.bit.TXC) {
 812:	4b0a      	ldr	r3, [pc, #40]	; (83c <SERCOM4_Handler+0x5c>)
 814:	7e1b      	ldrb	r3, [r3, #24]
 816:	079b      	lsls	r3, r3, #30
 818:	d506      	bpl.n	828 <SERCOM4_Handler+0x48>
			SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_TXC; // clear flag
 81a:	4b08      	ldr	r3, [pc, #32]	; (83c <SERCOM4_Handler+0x5c>)
 81c:	2202      	movs	r2, #2
 81e:	761a      	strb	r2, [r3, #24]
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC; // disable TXC
 820:	751a      	strb	r2, [r3, #20]
			data_sent = 1;
 822:	3a01      	subs	r2, #1
 824:	4b08      	ldr	r3, [pc, #32]	; (848 <SERCOM4_Handler+0x68>)
 826:	701a      	strb	r2, [r3, #0]
		}
 828:	4770      	bx	lr
				SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
 82a:	4b04      	ldr	r3, [pc, #16]	; (83c <SERCOM4_Handler+0x5c>)
 82c:	2201      	movs	r2, #1
 82e:	751a      	strb	r2, [r3, #20]
				i = 1;
 830:	4903      	ldr	r1, [pc, #12]	; (840 <SERCOM4_Handler+0x60>)
 832:	700a      	strb	r2, [r1, #0]
				SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
 834:	3201      	adds	r2, #1
 836:	759a      	strb	r2, [r3, #22]
 838:	e7e8      	b.n	80c <SERCOM4_Handler+0x2c>
 83a:	46c0      	nop			; (mov r8, r8)
 83c:	42001800 	.word	0x42001800
 840:	20000006 	.word	0x20000006
 844:	20000470 	.word	0x20000470
 848:	20000005 	.word	0x20000005

0000084c <timer_set_period>:
}

//============================================================================
void timer_set_period(uint32_t period)
{
	TCC0->PERB.reg = period;
 84c:	4b0e      	ldr	r3, [pc, #56]	; (888 <timer_set_period+0x3c>)
 84e:	66d8      	str	r0, [r3, #108]	; 0x6c
	// Set the time to count and wait for synchronization.
	TCC0->CCB[0].bit.CCB = period/2;
 850:	01c0      	lsls	r0, r0, #7
 852:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 854:	0a00      	lsrs	r0, r0, #8
 856:	0e12      	lsrs	r2, r2, #24
 858:	0612      	lsls	r2, r2, #24
 85a:	4302      	orrs	r2, r0
 85c:	671a      	str	r2, [r3, #112]	; 0x70
	TCC0->CCB[1].bit.CCB = period/2;
 85e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 860:	0e12      	lsrs	r2, r2, #24
 862:	0612      	lsls	r2, r2, #24
 864:	4302      	orrs	r2, r0
 866:	675a      	str	r2, [r3, #116]	; 0x74
	TCC0->CCB[2].bit.CCB = period/2;
 868:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 86a:	0e12      	lsrs	r2, r2, #24
 86c:	0612      	lsls	r2, r2, #24
 86e:	4302      	orrs	r2, r0
 870:	679a      	str	r2, [r3, #120]	; 0x78
	TCC0->CCB[3].bit.CCB = period/2;
 872:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 874:	0e12      	lsrs	r2, r2, #24
 876:	0612      	lsls	r2, r2, #24
 878:	4310      	orrs	r0, r2
 87a:	67d8      	str	r0, [r3, #124]	; 0x7c
	while (TCC0->SYNCBUSY.bit.CCB0);
 87c:	001a      	movs	r2, r3
 87e:	6893      	ldr	r3, [r2, #8]
 880:	031b      	lsls	r3, r3, #12
 882:	d4fc      	bmi.n	87e <timer_set_period+0x32>
}
 884:	4770      	bx	lr
 886:	46c0      	nop			; (mov r8, r8)
 888:	42002000 	.word	0x42002000

0000088c <timer_init>:
{
 88c:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TCC0_ = 1;
 88e:	4a1d      	ldr	r2, [pc, #116]	; (904 <timer_init+0x78>)
 890:	6a11      	ldr	r1, [r2, #32]
 892:	2380      	movs	r3, #128	; 0x80
 894:	005b      	lsls	r3, r3, #1
 896:	430b      	orrs	r3, r1
 898:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC0_TCC1) |
 89a:	4a1b      	ldr	r2, [pc, #108]	; (908 <timer_init+0x7c>)
 89c:	4b1b      	ldr	r3, [pc, #108]	; (90c <timer_init+0x80>)
 89e:	805a      	strh	r2, [r3, #2]
    while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 8a0:	001a      	movs	r2, r3
 8a2:	7853      	ldrb	r3, [r2, #1]
 8a4:	b25b      	sxtb	r3, r3
 8a6:	2b00      	cmp	r3, #0
 8a8:	dbfb      	blt.n	8a2 <timer_init+0x16>
}

//============================================================================
void timer_disable()
{
	TCC0->CTRLA.bit.ENABLE = 0;
 8aa:	4a19      	ldr	r2, [pc, #100]	; (910 <timer_init+0x84>)
 8ac:	6813      	ldr	r3, [r2, #0]
 8ae:	2102      	movs	r1, #2
 8b0:	438b      	bics	r3, r1
 8b2:	6013      	str	r3, [r2, #0]
	PORT->Group[0].PINCFG[15].bit.PMUXEN = 1;
 8b4:	4917      	ldr	r1, [pc, #92]	; (914 <timer_init+0x88>)
 8b6:	204f      	movs	r0, #79	; 0x4f
 8b8:	5c0b      	ldrb	r3, [r1, r0]
 8ba:	2401      	movs	r4, #1
 8bc:	4323      	orrs	r3, r4
 8be:	540b      	strb	r3, [r1, r0]
	PORT->Group[0].PMUX[15/2].bit.PMUXO = PORT_PMUX_PMUXO_F_Val;
 8c0:	3818      	subs	r0, #24
 8c2:	5c0c      	ldrb	r4, [r1, r0]
 8c4:	230f      	movs	r3, #15
 8c6:	4023      	ands	r3, r4
 8c8:	2450      	movs	r4, #80	; 0x50
 8ca:	4323      	orrs	r3, r4
 8cc:	540b      	strb	r3, [r1, r0]
	TCC0->WAVE.bit.WAVEGEN = TCC_WAVE_WAVEGEN_MFRQ_Val; // match frequency mode
 8ce:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8d0:	2107      	movs	r1, #7
 8d2:	438b      	bics	r3, r1
 8d4:	3906      	subs	r1, #6
 8d6:	430b      	orrs	r3, r1
 8d8:	63d3      	str	r3, [r2, #60]	; 0x3c
	while (TCC0->SYNCBUSY.bit.WAVE);                    // wait for synchronization
 8da:	6893      	ldr	r3, [r2, #8]
 8dc:	065b      	lsls	r3, r3, #25
 8de:	d4fc      	bmi.n	8da <timer_init+0x4e>
	timer_set_period(100);
 8e0:	2064      	movs	r0, #100	; 0x64
 8e2:	4b0d      	ldr	r3, [pc, #52]	; (918 <timer_init+0x8c>)
 8e4:	4798      	blx	r3
	TCC0->CTRLA.bit.PRESCALER = 0;
 8e6:	4b0a      	ldr	r3, [pc, #40]	; (910 <timer_init+0x84>)
 8e8:	681a      	ldr	r2, [r3, #0]
 8ea:	490c      	ldr	r1, [pc, #48]	; (91c <timer_init+0x90>)
 8ec:	400a      	ands	r2, r1
 8ee:	601a      	str	r2, [r3, #0]
	TCC0->EVCTRL.bit.MCEO0 = 1;
 8f0:	6a19      	ldr	r1, [r3, #32]
 8f2:	2280      	movs	r2, #128	; 0x80
 8f4:	0452      	lsls	r2, r2, #17
 8f6:	430a      	orrs	r2, r1
 8f8:	621a      	str	r2, [r3, #32]
	TCC0->CTRLA.bit.ENABLE = 1;
 8fa:	681a      	ldr	r2, [r3, #0]
 8fc:	2102      	movs	r1, #2
 8fe:	430a      	orrs	r2, r1
 900:	601a      	str	r2, [r3, #0]
}
 902:	bd10      	pop	{r4, pc}
 904:	40000400 	.word	0x40000400
 908:	0000401a 	.word	0x0000401a
 90c:	40000c00 	.word	0x40000c00
 910:	42002000 	.word	0x42002000
 914:	41004400 	.word	0x41004400
 918:	0000084d 	.word	0x0000084d
 91c:	fffff8ff 	.word	0xfffff8ff

00000920 <timer_enable>:
	TCC0->CTRLA.bit.ENABLE = 1;
 920:	4a02      	ldr	r2, [pc, #8]	; (92c <timer_enable+0xc>)
 922:	6813      	ldr	r3, [r2, #0]
 924:	2102      	movs	r1, #2
 926:	430b      	orrs	r3, r1
 928:	6013      	str	r3, [r2, #0]
}
 92a:	4770      	bx	lr
 92c:	42002000 	.word	0x42002000

00000930 <__libc_init_array>:
 930:	b570      	push	{r4, r5, r6, lr}
 932:	4e0d      	ldr	r6, [pc, #52]	; (968 <__libc_init_array+0x38>)
 934:	4d0d      	ldr	r5, [pc, #52]	; (96c <__libc_init_array+0x3c>)
 936:	2400      	movs	r4, #0
 938:	1bad      	subs	r5, r5, r6
 93a:	10ad      	asrs	r5, r5, #2
 93c:	d005      	beq.n	94a <__libc_init_array+0x1a>
 93e:	00a3      	lsls	r3, r4, #2
 940:	58f3      	ldr	r3, [r6, r3]
 942:	3401      	adds	r4, #1
 944:	4798      	blx	r3
 946:	42a5      	cmp	r5, r4
 948:	d1f9      	bne.n	93e <__libc_init_array+0xe>
 94a:	f000 f8cf 	bl	aec <_init>
 94e:	4e08      	ldr	r6, [pc, #32]	; (970 <__libc_init_array+0x40>)
 950:	4d08      	ldr	r5, [pc, #32]	; (974 <__libc_init_array+0x44>)
 952:	2400      	movs	r4, #0
 954:	1bad      	subs	r5, r5, r6
 956:	10ad      	asrs	r5, r5, #2
 958:	d005      	beq.n	966 <__libc_init_array+0x36>
 95a:	00a3      	lsls	r3, r4, #2
 95c:	58f3      	ldr	r3, [r6, r3]
 95e:	3401      	adds	r4, #1
 960:	4798      	blx	r3
 962:	42a5      	cmp	r5, r4
 964:	d1f9      	bne.n	95a <__libc_init_array+0x2a>
 966:	bd70      	pop	{r4, r5, r6, pc}
 968:	00000af8 	.word	0x00000af8
 96c:	00000af8 	.word	0x00000af8
 970:	00000af8 	.word	0x00000af8
 974:	00000b00 	.word	0x00000b00

00000978 <register_fini>:
 978:	4b03      	ldr	r3, [pc, #12]	; (988 <register_fini+0x10>)
 97a:	b510      	push	{r4, lr}
 97c:	2b00      	cmp	r3, #0
 97e:	d002      	beq.n	986 <register_fini+0xe>
 980:	4802      	ldr	r0, [pc, #8]	; (98c <register_fini+0x14>)
 982:	f000 f805 	bl	990 <atexit>
 986:	bd10      	pop	{r4, pc}
 988:	00000000 	.word	0x00000000
 98c:	000009a1 	.word	0x000009a1

00000990 <atexit>:
 990:	b510      	push	{r4, lr}
 992:	0001      	movs	r1, r0
 994:	2300      	movs	r3, #0
 996:	2200      	movs	r2, #0
 998:	2000      	movs	r0, #0
 99a:	f000 f81f 	bl	9dc <__register_exitproc>
 99e:	bd10      	pop	{r4, pc}

000009a0 <__libc_fini_array>:
 9a0:	b570      	push	{r4, r5, r6, lr}
 9a2:	4b09      	ldr	r3, [pc, #36]	; (9c8 <__libc_fini_array+0x28>)
 9a4:	4c09      	ldr	r4, [pc, #36]	; (9cc <__libc_fini_array+0x2c>)
 9a6:	1ae4      	subs	r4, r4, r3
 9a8:	10a4      	asrs	r4, r4, #2
 9aa:	d009      	beq.n	9c0 <__libc_fini_array+0x20>
 9ac:	4a08      	ldr	r2, [pc, #32]	; (9d0 <__libc_fini_array+0x30>)
 9ae:	18a5      	adds	r5, r4, r2
 9b0:	00ad      	lsls	r5, r5, #2
 9b2:	18ed      	adds	r5, r5, r3
 9b4:	682b      	ldr	r3, [r5, #0]
 9b6:	3c01      	subs	r4, #1
 9b8:	4798      	blx	r3
 9ba:	3d04      	subs	r5, #4
 9bc:	2c00      	cmp	r4, #0
 9be:	d1f9      	bne.n	9b4 <__libc_fini_array+0x14>
 9c0:	f000 f89e 	bl	b00 <_fini>
 9c4:	bd70      	pop	{r4, r5, r6, pc}
 9c6:	46c0      	nop			; (mov r8, r8)
 9c8:	00000b0c 	.word	0x00000b0c
 9cc:	00000b10 	.word	0x00000b10
 9d0:	3fffffff 	.word	0x3fffffff

000009d4 <__retarget_lock_acquire_recursive>:
 9d4:	4770      	bx	lr
 9d6:	46c0      	nop			; (mov r8, r8)

000009d8 <__retarget_lock_release_recursive>:
 9d8:	4770      	bx	lr
 9da:	46c0      	nop			; (mov r8, r8)

000009dc <__register_exitproc>:
 9dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 9de:	464e      	mov	r6, r9
 9e0:	4645      	mov	r5, r8
 9e2:	46de      	mov	lr, fp
 9e4:	4657      	mov	r7, sl
 9e6:	b5e0      	push	{r5, r6, r7, lr}
 9e8:	4d36      	ldr	r5, [pc, #216]	; (ac4 <__register_exitproc+0xe8>)
 9ea:	b083      	sub	sp, #12
 9ec:	0006      	movs	r6, r0
 9ee:	6828      	ldr	r0, [r5, #0]
 9f0:	4698      	mov	r8, r3
 9f2:	000f      	movs	r7, r1
 9f4:	4691      	mov	r9, r2
 9f6:	f7ff ffed 	bl	9d4 <__retarget_lock_acquire_recursive>
 9fa:	4b33      	ldr	r3, [pc, #204]	; (ac8 <__register_exitproc+0xec>)
 9fc:	681c      	ldr	r4, [r3, #0]
 9fe:	23a4      	movs	r3, #164	; 0xa4
 a00:	005b      	lsls	r3, r3, #1
 a02:	58e0      	ldr	r0, [r4, r3]
 a04:	2800      	cmp	r0, #0
 a06:	d052      	beq.n	aae <__register_exitproc+0xd2>
 a08:	6843      	ldr	r3, [r0, #4]
 a0a:	2b1f      	cmp	r3, #31
 a0c:	dc13      	bgt.n	a36 <__register_exitproc+0x5a>
 a0e:	1c5a      	adds	r2, r3, #1
 a10:	9201      	str	r2, [sp, #4]
 a12:	2e00      	cmp	r6, #0
 a14:	d128      	bne.n	a68 <__register_exitproc+0x8c>
 a16:	9a01      	ldr	r2, [sp, #4]
 a18:	3302      	adds	r3, #2
 a1a:	009b      	lsls	r3, r3, #2
 a1c:	6042      	str	r2, [r0, #4]
 a1e:	501f      	str	r7, [r3, r0]
 a20:	6828      	ldr	r0, [r5, #0]
 a22:	f7ff ffd9 	bl	9d8 <__retarget_lock_release_recursive>
 a26:	2000      	movs	r0, #0
 a28:	b003      	add	sp, #12
 a2a:	bc3c      	pop	{r2, r3, r4, r5}
 a2c:	4690      	mov	r8, r2
 a2e:	4699      	mov	r9, r3
 a30:	46a2      	mov	sl, r4
 a32:	46ab      	mov	fp, r5
 a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 a36:	4b25      	ldr	r3, [pc, #148]	; (acc <__register_exitproc+0xf0>)
 a38:	2b00      	cmp	r3, #0
 a3a:	d03d      	beq.n	ab8 <__register_exitproc+0xdc>
 a3c:	20c8      	movs	r0, #200	; 0xc8
 a3e:	0040      	lsls	r0, r0, #1
 a40:	e000      	b.n	a44 <__register_exitproc+0x68>
 a42:	bf00      	nop
 a44:	2800      	cmp	r0, #0
 a46:	d037      	beq.n	ab8 <__register_exitproc+0xdc>
 a48:	22a4      	movs	r2, #164	; 0xa4
 a4a:	2300      	movs	r3, #0
 a4c:	0052      	lsls	r2, r2, #1
 a4e:	58a1      	ldr	r1, [r4, r2]
 a50:	6043      	str	r3, [r0, #4]
 a52:	6001      	str	r1, [r0, #0]
 a54:	50a0      	str	r0, [r4, r2]
 a56:	3240      	adds	r2, #64	; 0x40
 a58:	5083      	str	r3, [r0, r2]
 a5a:	3204      	adds	r2, #4
 a5c:	5083      	str	r3, [r0, r2]
 a5e:	3301      	adds	r3, #1
 a60:	9301      	str	r3, [sp, #4]
 a62:	2300      	movs	r3, #0
 a64:	2e00      	cmp	r6, #0
 a66:	d0d6      	beq.n	a16 <__register_exitproc+0x3a>
 a68:	009a      	lsls	r2, r3, #2
 a6a:	4692      	mov	sl, r2
 a6c:	4482      	add	sl, r0
 a6e:	464a      	mov	r2, r9
 a70:	2188      	movs	r1, #136	; 0x88
 a72:	4654      	mov	r4, sl
 a74:	5062      	str	r2, [r4, r1]
 a76:	22c4      	movs	r2, #196	; 0xc4
 a78:	0052      	lsls	r2, r2, #1
 a7a:	4691      	mov	r9, r2
 a7c:	4481      	add	r9, r0
 a7e:	464a      	mov	r2, r9
 a80:	3987      	subs	r1, #135	; 0x87
 a82:	4099      	lsls	r1, r3
 a84:	6812      	ldr	r2, [r2, #0]
 a86:	468b      	mov	fp, r1
 a88:	430a      	orrs	r2, r1
 a8a:	4694      	mov	ip, r2
 a8c:	464a      	mov	r2, r9
 a8e:	4661      	mov	r1, ip
 a90:	6011      	str	r1, [r2, #0]
 a92:	2284      	movs	r2, #132	; 0x84
 a94:	4641      	mov	r1, r8
 a96:	0052      	lsls	r2, r2, #1
 a98:	50a1      	str	r1, [r4, r2]
 a9a:	2e02      	cmp	r6, #2
 a9c:	d1bb      	bne.n	a16 <__register_exitproc+0x3a>
 a9e:	0002      	movs	r2, r0
 aa0:	465c      	mov	r4, fp
 aa2:	328d      	adds	r2, #141	; 0x8d
 aa4:	32ff      	adds	r2, #255	; 0xff
 aa6:	6811      	ldr	r1, [r2, #0]
 aa8:	430c      	orrs	r4, r1
 aaa:	6014      	str	r4, [r2, #0]
 aac:	e7b3      	b.n	a16 <__register_exitproc+0x3a>
 aae:	0020      	movs	r0, r4
 ab0:	304d      	adds	r0, #77	; 0x4d
 ab2:	30ff      	adds	r0, #255	; 0xff
 ab4:	50e0      	str	r0, [r4, r3]
 ab6:	e7a7      	b.n	a08 <__register_exitproc+0x2c>
 ab8:	6828      	ldr	r0, [r5, #0]
 aba:	f7ff ff8d 	bl	9d8 <__retarget_lock_release_recursive>
 abe:	2001      	movs	r0, #1
 ac0:	4240      	negs	r0, r0
 ac2:	e7b1      	b.n	a28 <__register_exitproc+0x4c>
 ac4:	20000430 	.word	0x20000430
 ac8:	00000ae8 	.word	0x00000ae8
 acc:	00000000 	.word	0x00000000
 ad0:	00000532 	.word	0x00000532
 ad4:	0000052a 	.word	0x0000052a
 ad8:	00000560 	.word	0x00000560
 adc:	0000056a 	.word	0x0000056a
 ae0:	00000574 	.word	0x00000574
 ae4:	0000057e 	.word	0x0000057e

00000ae8 <_global_impure_ptr>:
 ae8:	20000008                                ... 

00000aec <_init>:
 aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 aee:	46c0      	nop			; (mov r8, r8)
 af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 af2:	bc08      	pop	{r3}
 af4:	469e      	mov	lr, r3
 af6:	4770      	bx	lr

00000af8 <__init_array_start>:
 af8:	00000979 	.word	0x00000979

00000afc <__frame_dummy_init_array_entry>:
 afc:	000000dd                                ....

00000b00 <_fini>:
 b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 b02:	46c0      	nop			; (mov r8, r8)
 b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 b06:	bc08      	pop	{r3}
 b08:	469e      	mov	lr, r3
 b0a:	4770      	bx	lr

00000b0c <__fini_array_start>:
 b0c:	000000b5 	.word	0x000000b5
