$date
	Wed May 13 22:34:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ms
$end
$scope module half_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
1$
#200
0$
1#
#300
0!
1"
1$
#400
