// Seed: 358976509
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wand id_2
);
  reg  id_4;
  wire id_5;
  always @(negedge 1) begin
    id_4 <= 1;
  end
endmodule
module module_1 (
    inout uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    output wor id_12,
    input tri0 id_13,
    output supply1 id_14,
    input tri1 id_15
    , id_18,
    output uwire id_16
);
  wire id_19;
  module_0(
      id_4, id_10, id_12
  );
endmodule
