; Assura generated file -- DO NOT EDIT --
; Do NOT rely on the content of this file, it may change.
;
2 statistics extraction device net pin parameter rewire total
stat extr dev net pin param rewire total 
none matched expanded errors param_err pin_err empty_sch empty_lay not_run 
00000003
28 FullAdder layout MyDesignLib 1 0 0 0 1 135 1 159 1 186 1 210 1 239 1 274 1 306 1 330 1 357 1 381 1 410 1 445 1 477 1 501 1 528 1 552 1 581 1 616 1 648 1 670 1 696 1 717 1 742 1 766 1 794 1 815 1 839 1 865 1 897 1 928 1 951 1 978 1 1004 1 1034 1 1063 1 1096 1 1125 1 1158 1 1186 1 1215 1 1248 1 1277 1 1310 1 1339 1 1372 1 1409 1 1442 1 1479 1 1513 1 1551 1 1584 1 1605 1 1631 1 1658 1 1679 1 1704 1 1730 1 1752 1 1778 1 1804 1 1826 1 1848 1 1874 1 1899 1 1925 1 1951 1 1976 1 2002 1 2029 1 2055 1 2082 1 2111 1 2135 1 2164 1 2188 1 2218 1 2243 1 2264 1 2284 1 2304 1 2324 1 2344 1 2364 1 2384 1 2404 1 2424 1 2444 1 2464 1 2490 1 2516 1 2538 1 2559 1 2584 1 2607 1 2634 1 2655 1 2678 1 2700 1 2723 1 2745 1 2768 1 2791 1 2814 1 2838 1 2861 1 2884 1 2907 1 2931 1 2957 1 2983 1 3014 1 3046 1 3077 1 3109 1 3137 1 3165 1 3193 1 3221 1 3249 1 3277 1 3305 1 3333 1 3361 1 3391 1 3421 1 3451 1 3479 1 3507 1 3535 1 3563 1 3591 1 3619 1 3649 1 3679 1 3709 1 3737 1 3765 1 3793 1 3821 1 3849 1 3877 1 3907 1 3937 1 3967 1 3997 1 4027 1 4057 1 4088 1 4119 1 4150 1 4180 1 4210 1 4240 1 4272 1 4304 1 4336 1 4367 1 4398 1 4429 1 4459 1 4489 1 4519 1 4551 1 4583 1 4615 1 4646 1 4677 1 4708 1 4738 1 4768 1 4798 1 4830 1 4862 1 4894 1 4930 1 4966 1 5002 1 5038 1 5074 1 5110 1 5146 1 5182 1 5223 1 5264 1 5305 1 5346 1 5387 1 5428 1 5469 1 5510 1 5551 1 5592 1 5617 1 5643 1 5668 1 5693 1 5720 1 5742 1 5765 1 5788
23 NAND layout MyDesignLib 2 26 NAND schematic MyDesignLib 2 0
24 XOR_1 layout MyDesignLib 3 27 XOR_1 schematic MyDesignLib 2 0
28 FullAdder layout MyDesignLib 1 31 FullAdder schematic MyDesignLib 1 0
