;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 121, 0
	SUB @121, 106
	ADD #77, 206
	CMP 121, 0
	SUB #12, @0
	SUB 12, @10
	JMN 12, #10
	SUB 1, <-1
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SUB @121, 103
	SPL <121, #106
	SUB #12, @200
	SPL <626, <106
	SUB #12, @200
	SUB 12, @10
	SLT 121, 0
	SUB @121, 106
	SUB @121, 103
	MOV -1, <-20
	MOV -11, <-20
	JMN @312, #-205
	MOV -1, <-20
	SUB 1, <-1
	JMP 12, #10
	CMP 121, 0
	SUB #12, @0
	SUB @121, 106
	MOV -11, <-20
	CMP 121, 0
	SUB 1, <-1
	MOV -11, <-20
	CMP 210, 0
	MOV @121, 106
	CMP 210, 0
	JMP -207, @-120
	CMP -207, <-120
	SUB @121, @106
	JMP 312, #-210
	JMP -207, @-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 37, 206
