Hardware description file location: /work/jmalekar/MNSIM-2.0/SimConfig.ini
Software model file location: None
Whether perform hardware simulation: True
Whether perform accuracy simulation: False
Whether consider SAFs: False
Whether consider variations: False
Quantization range: dynamic range (depends on the data distribution)
run on device cpu
weight bit 12
Total crossbar number: 55
========================Latency Results=================================
 
Layer 0  type: conv
Occupancy: 1.0
total latency: 195905.28420095943
layer latency: 180545.28420095905
Buffer latency of layer 0 : 61440 ( 31.36 %)
     read buffer latency of layer 0 : 30720 ( 15.68 %)
     write buffer latency of layer 0 : 30720 ( 15.68 %)
Computing latency of layer 0 : 86999.11888895984 ( 44.41 %)
     DAC latency of layer 0 : 18432.0 ( 9.41 %)
     ADC latency of layer 0 : 49152.0 ( 25.09 %)
     xbar latency of layer 0 : 19415.11888896016 ( 9.91 %)
Digital part latency of layer 0 : 31482.765311999796 ( 16.07 %)
     iReg latency of layer 0 : 13824.0 ( 7.06 %)
     oReg latency of layer 0 : 1536.0 ( 0.78 %)
     input demux latency of layer 0 : 3432.407039999948 ( 1.75 %)
     output mux latency of layer 0 : 402.35827200000176 ( 0.21 %)
     shiftreg latency of layer 0 : 12288.0 ( 6.27 %)
     adder latency of layer 0 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 0 : 0.0 ( 0.00 %)
Pooling module latency of layer 0 : 0 ( 0.00 %)
Intra tile communication latency of layer 0 : 9.0 ( 0.00 %)
Inter tile communication latency of layer 0 : 15974.399999999778 ( 8.15 %)
     One layer merge latency of layer 0 : 15360.0 ( 7.84 %)
     Inter tile transfer latency of layer 0 : 614.3999999999993 ( 0.31 %)
----------------------------------------------
Layer 1  type: fc
Occupancy: 1.0
total latency: 10606.34314688
layer latency: 8046.343146880012
Buffer latency of layer 1 : 6400 ( 60.34 %)
     read buffer latency of layer 1 : 3200 ( 30.17 %)
     write buffer latency of layer 1 : 3200 ( 30.17 %)
Computing latency of layer 1 : 453.12041088 ( 4.27 %)
     DAC latency of layer 1 : 96.0 ( 0.91 %)
     ADC latency of layer 1 : 256.0 ( 2.41 %)
     xbar latency of layer 1 : 101.12041088000001 ( 0.95 %)
Digital part latency of layer 1 : 163.972736 ( 1.55 %)
     iReg latency of layer 1 : 72.0 ( 0.68 %)
     oReg latency of layer 1 : 4.0 ( 0.04 %)
     input demux latency of layer 1 : 17.87712 ( 0.17 %)
     output mux latency of layer 1 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 1 : 64.0 ( 0.60 %)
     adder latency of layer 1 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 1 : 4.0 ( 0.04 %)
Pooling module latency of layer 1 : 0 ( 0.00 %)
Intra tile communication latency of layer 1 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 1 : 3586.0 ( 33.81 %)
     One layer merge latency of layer 1 : 2971.6 ( 28.02 %)
     Inter tile transfer latency of layer 1 : 614.4 ( 5.79 %)
----------------------------------------------
Layer 2  type: fc
Occupancy: 1.0
total latency: 11220.743146879999
layer latency: 8660.743146880006
Buffer latency of layer 2 : 6400 ( 57.04 %)
     read buffer latency of layer 2 : 3200 ( 28.52 %)
     write buffer latency of layer 2 : 3200 ( 28.52 %)
Computing latency of layer 2 : 453.12041088 ( 4.04 %)
     DAC latency of layer 2 : 96.0 ( 0.86 %)
     ADC latency of layer 2 : 256.0 ( 2.28 %)
     xbar latency of layer 2 : 101.12041088000001 ( 0.90 %)
Digital part latency of layer 2 : 163.972736 ( 1.46 %)
     iReg latency of layer 2 : 72.0 ( 0.64 %)
     oReg latency of layer 2 : 4.0 ( 0.04 %)
     input demux latency of layer 2 : 17.87712 ( 0.16 %)
     output mux latency of layer 2 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 2 : 64.0 ( 0.57 %)
     adder latency of layer 2 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 2 : 4.0 ( 0.04 %)
Pooling module latency of layer 2 : 0 ( 0.00 %)
Intra tile communication latency of layer 2 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 2 : 4200.4 ( 37.43 %)
     One layer merge latency of layer 2 : 2971.6 ( 26.48 %)
     Inter tile transfer latency of layer 2 : 1228.8 ( 10.95 %)
----------------------------------------------
Layer 3  type: fc
Occupancy: 1.0
total latency: 11220.743146879999
layer latency: 8660.743146880006
Buffer latency of layer 3 : 6400 ( 57.04 %)
     read buffer latency of layer 3 : 3200 ( 28.52 %)
     write buffer latency of layer 3 : 3200 ( 28.52 %)
Computing latency of layer 3 : 453.12041088 ( 4.04 %)
     DAC latency of layer 3 : 96.0 ( 0.86 %)
     ADC latency of layer 3 : 256.0 ( 2.28 %)
     xbar latency of layer 3 : 101.12041088000001 ( 0.90 %)
Digital part latency of layer 3 : 163.972736 ( 1.46 %)
     iReg latency of layer 3 : 72.0 ( 0.64 %)
     oReg latency of layer 3 : 4.0 ( 0.04 %)
     input demux latency of layer 3 : 17.87712 ( 0.16 %)
     output mux latency of layer 3 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 3 : 64.0 ( 0.57 %)
     adder latency of layer 3 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 3 : 4.0 ( 0.04 %)
Pooling module latency of layer 3 : 0 ( 0.00 %)
Intra tile communication latency of layer 3 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 3 : 4200.4 ( 37.43 %)
     One layer merge latency of layer 3 : 2971.6 ( 26.48 %)
     Inter tile transfer latency of layer 3 : 1228.8 ( 10.95 %)
----------------------------------------------
Layer 4  type: fc
Occupancy: 1.0
total latency: 11220.743146879999
layer latency: 8660.743146880006
Buffer latency of layer 4 : 6400 ( 57.04 %)
     read buffer latency of layer 4 : 3200 ( 28.52 %)
     write buffer latency of layer 4 : 3200 ( 28.52 %)
Computing latency of layer 4 : 453.12041088 ( 4.04 %)
     DAC latency of layer 4 : 96.0 ( 0.86 %)
     ADC latency of layer 4 : 256.0 ( 2.28 %)
     xbar latency of layer 4 : 101.12041088000001 ( 0.90 %)
Digital part latency of layer 4 : 163.972736 ( 1.46 %)
     iReg latency of layer 4 : 72.0 ( 0.64 %)
     oReg latency of layer 4 : 4.0 ( 0.04 %)
     input demux latency of layer 4 : 17.87712 ( 0.16 %)
     output mux latency of layer 4 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 4 : 64.0 ( 0.57 %)
     adder latency of layer 4 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 4 : 4.0 ( 0.04 %)
Pooling module latency of layer 4 : 0 ( 0.00 %)
Intra tile communication latency of layer 4 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 4 : 4200.4 ( 37.43 %)
     One layer merge latency of layer 4 : 2971.6 ( 26.48 %)
     Inter tile transfer latency of layer 4 : 1228.8 ( 10.95 %)
----------------------------------------------
Layer 5  type: fc
Occupancy: 1.0
total latency: 10606.34314688
layer latency: 8046.343146880012
Buffer latency of layer 5 : 6400 ( 60.34 %)
     read buffer latency of layer 5 : 3200 ( 30.17 %)
     write buffer latency of layer 5 : 3200 ( 30.17 %)
Computing latency of layer 5 : 453.12041088 ( 4.27 %)
     DAC latency of layer 5 : 96.0 ( 0.91 %)
     ADC latency of layer 5 : 256.0 ( 2.41 %)
     xbar latency of layer 5 : 101.12041088000001 ( 0.95 %)
Digital part latency of layer 5 : 163.972736 ( 1.55 %)
     iReg latency of layer 5 : 72.0 ( 0.68 %)
     oReg latency of layer 5 : 4.0 ( 0.04 %)
     input demux latency of layer 5 : 17.87712 ( 0.17 %)
     output mux latency of layer 5 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 5 : 64.0 ( 0.60 %)
     adder latency of layer 5 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 5 : 4.0 ( 0.04 %)
Pooling module latency of layer 5 : 0 ( 0.00 %)
Intra tile communication latency of layer 5 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 5 : 3586.0 ( 33.81 %)
     One layer merge latency of layer 5 : 2971.6 ( 28.02 %)
     Inter tile transfer latency of layer 5 : 614.4 ( 5.79 %)
----------------------------------------------
Layer 6  type: fc
Occupancy: 1.0
total latency: 9991.94314688
layer latency: 7431.9431468799885
Buffer latency of layer 6 : 6400 ( 64.05 %)
     read buffer latency of layer 6 : 3200 ( 32.03 %)
     write buffer latency of layer 6 : 3200 ( 32.03 %)
Computing latency of layer 6 : 453.12041088 ( 4.53 %)
     DAC latency of layer 6 : 96.0 ( 0.96 %)
     ADC latency of layer 6 : 256.0 ( 2.56 %)
     xbar latency of layer 6 : 101.12041088000001 ( 1.01 %)
Digital part latency of layer 6 : 163.972736 ( 1.64 %)
     iReg latency of layer 6 : 72.0 ( 0.72 %)
     oReg latency of layer 6 : 4.0 ( 0.04 %)
     input demux latency of layer 6 : 17.87712 ( 0.18 %)
     output mux latency of layer 6 : 2.095616 ( 0.02 %)
     shiftreg latency of layer 6 : 64.0 ( 0.64 %)
     adder latency of layer 6 : 0.0 ( 0.00 %)
     Jointmodule latency of layer 6 : 4.0 ( 0.04 %)
Pooling module latency of layer 6 : 0 ( 0.00 %)
Intra tile communication latency of layer 6 : 3.25 ( 0.03 %)
Inter tile communication latency of layer 6 : 2971.6 ( 29.74 %)
     One layer merge latency of layer 6 : 2971.6 ( 29.74 %)
     Inter tile transfer latency of layer 6 : 0.0 ( 0.00 %)
----------------------------------------------
Entire latency: 230052.14308223908 ns
========================Area Results=================================
Hardware area: 82038164.2152651 um^2
		crossbar area: 59093319.67999999 um^2
		DAC area: 1614.848 um^2
		ADC area: 16051200.0 um^2
		Buffer area: 3855128.5 um^2
		Pooling area: 1746425.9678000002 um^2
		Other digital part area: 1290475.2194650893 um^2
			|---adder area: 0.0 um^2
			|---output-shift-reg area: 13813.759999999998 um^2
			|---input-reg area: 6646.906395266273 um^2
			|---output-reg area: 6646.906395266273 um^2
			|---input_demux area: 13152.256000000001 um^2
			|---output_mux area: 13152.256000000001 um^2
			|---joint_module area: 1237063.134674556 um^2
Layer 0 :
     Hardware area: 4317798.1165929 um^2
Layer 1 :
     Hardware area: 12953394.3497787 um^2
Layer 2 :
     Hardware area: 12953394.3497787 um^2
Layer 3 :
     Hardware area: 12953394.3497787 um^2
Layer 4 :
     Hardware area: 12953394.3497787 um^2
Layer 5 :
     Hardware area: 12953394.3497787 um^2
Layer 6 :
     Hardware area: 12953394.3497787 um^2
========================Power Results=================================
Hardware power: 12.992523699682776 W
		crossbar power: 0.17873440459874998 W
		DAC power: 0.0359463 W
		ADC power: 11.613420000000001 W
		Buffer power: 0.28042851199999996 W
			|---read buffer power: 0.127411076 W
			|---write buffer power: 0.153017436 W
		Pooling power: 0 W
		Other digital part power: 0.8839944830840238 W
			|---adder power: 0.0 W
			|---output-shift-reg power: 0.007465770000000001 W
			|---input-reg power: 8.305116923076924e-05 W
			|---output-reg power: 8.305116923076924e-05 W
			|---input_demux power: 0.000884832 W
			|---output_mux power: 0.000884832 W
			|---joint_module power: 0.8745929467455623 W
Layer 0 :
     Hardware power: 0.007361229900051775 W
Layer 1 :
     Hardware power: 2.164193744963787 W
Layer 2 :
     Hardware power: 2.164193744963787 W
Layer 3 :
     Hardware power: 2.164193744963787 W
Layer 4 :
     Hardware power: 2.164193744963787 W
Layer 5 :
     Hardware power: 2.164193744963787 W
Layer 6 :
     Hardware power: 2.164193744963787 W
========================Energy Results=================================
Hardware energy: 4125.392477912196 nJ
		crossbar energy: 18.074428021537614 nJ
		DAC energy: 3.5223552 nJ
		ADC energy: 3034.64448 nJ
		Buffer energy: 1065.14064384 nJ
			|---read buffer energy: 483.94050432000006 nJ
			|---write buffer energy: 581.2001395200001 nJ
		Pooling energy: 0 nJ
		Other digital part energy: 4.010570850659601 nJ
			|---adder energy: 0.0 nJ
			|---output-shift-reg energy: 0.48771072000000004 nJ
			|---input-reg energy: 0.0061035986556213 nJ
			|---input_demux energy: 0.016146042716159995 nJ
			|---output_mux energy: 0.001892693311488 nJ
			|---joint_module energy: 3.4983717869822493 nJ
		NoC part energy: 0 nJ
Layer 0 :
     Hardware energy: 249.29207588150223 nJ
Layer 1 :
     Hardware energy: 646.0167336717825 nJ
Layer 2 :
     Hardware energy: 646.0167336717825 nJ
Layer 3 :
     Hardware energy: 646.0167336717825 nJ
Layer 4 :
     Hardware energy: 646.0167336717825 nJ
Layer 5 :
     Hardware energy: 646.0167336717825 nJ
Layer 6 :
     Hardware energy: 646.0167336717825 nJ
Mapping time: 0.20708203315734863
Hardware modeling time: 0.10933303833007812
Total simulation time: 0.31641507148742676
