`timescale  1ns/1ps
module example( input logic a,b,c,
                output logic y);
    logic ab, bb, cb, n1, n2, n3;
    assign #1 {ab,bb,cb} = ~(a,b,c);
    assign #2 n1 = ab && bb && cb;
    assign #3 n2 = ab || bb || cb;
endmodule


