#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Sep 30 14:35:24 2025
# Process ID         : 9168
# Current directory  : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1
# Command line       : vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file           : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/top_module.vds
# Journal file       : C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1\vivado.jou
# Running On         : DESKTOP-BEUFM6D
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-4850HQ CPU @ 2.30GHz
# CPU Frequency      : 2295 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17083 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19633 MB
# Available Virtual  : 9160 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 511.301 ; gain = 213.367
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 543.090 ; gain = 31.789
Command: read_checkpoint -auto_incremental -incremental C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a15tiftg256-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15ti'
INFO: [Device 21-403] Loading part xc7a15tiftg256-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.945 ; gain = 494.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-3491] module 'microblaze_wrapper' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:15' bound to instance 'microblaze_i' of component 'microblaze_wrapper' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:215]
INFO: [Synth 8-638] synthesizing module 'microblaze_wrapper' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'microblaze' declared at 'c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:531' bound to instance 'microblaze_i' of component 'microblaze' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:44]
INFO: [Synth 8-638] synthesizing module 'microblaze' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-3491] module 'microblaze_axi_gpio_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'microblaze_axi_gpio_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_gpio_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_gpio_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'microblaze_axi_quad_spi_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:6' bound to instance 'axi_quad_spi_0' of component 'microblaze_axi_quad_spi_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_quad_spi_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'microblaze_axi_smc_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'microblaze_axi_smc_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1072]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_smc_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_smc_0_stub.vhdl:115]
INFO: [Synth 8-3491] module 'microblaze_axi_timer_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_timer_0_0_stub.vhdl:6' bound to instance 'axi_timer_0' of component 'microblaze_axi_timer_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1172]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_timer_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_timer_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'microblaze_axi_uartlite_0_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'microblaze_axi_uartlite_0_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1201]
INFO: [Synth 8-638] synthesizing module 'microblaze_axi_uartlite_0_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'microblaze_mdm_1_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_mdm_1_1_stub.vhdl:6' bound to instance 'mdm_1' of component 'microblaze_mdm_1_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'microblaze_mdm_1_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_mdm_1_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'microblaze_microblaze_0_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_microblaze_0_1_stub.vhdl:6' bound to instance 'microblaze_0' of component 'microblaze_microblaze_0_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'microblaze_microblaze_0_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_microblaze_0_1_stub.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_dlmb_bram_if_cntlr_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'dlmb_bram_if_cntlr' of component 'microblaze_dlmb_bram_if_cntlr_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:213]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_bram_if_cntlr_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_dlmb_v10_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_v10_1_stub.vhdl:6' bound to instance 'dlmb_v10' of component 'microblaze_dlmb_v10_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:267]
INFO: [Synth 8-638] synthesizing module 'microblaze_dlmb_v10_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_dlmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_ilmb_bram_if_cntlr_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:6' bound to instance 'ilmb_bram_if_cntlr' of component 'microblaze_ilmb_bram_if_cntlr_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:295]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_bram_if_cntlr_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_bram_if_cntlr_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'microblaze_ilmb_v10_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_v10_1_stub.vhdl:6' bound to instance 'ilmb_v10' of component 'microblaze_ilmb_v10_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:349]
INFO: [Synth 8-638] synthesizing module 'microblaze_ilmb_v10_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_ilmb_v10_1_stub.vhdl:43]
INFO: [Synth 8-3491] module 'microblaze_lmb_bram_1' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_lmb_bram_1_stub.vhdl:6' bound to instance 'lmb_bram' of component 'microblaze_lmb_bram_1' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:377]
INFO: [Synth 8-638] synthesizing module 'microblaze_lmb_bram_1' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_lmb_bram_1_stub.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_HPR3PZ' (0#1) [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:41]
INFO: [Synth 8-3491] module 'microblaze_rst_clk_100MHz_100M_0' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:6' bound to instance 'rst_clk_100MHz_100M' of component 'microblaze_rst_clk_100MHz_100M_0' [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:1318]
INFO: [Synth 8-638] synthesizing module 'microblaze_rst_clk_100MHz_100M_0' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.runs/synth_1/.Xil/Vivado-9168-DESKTOP-BEUFM6D/realtime/microblaze_rst_clk_100MHz_100M_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'microblaze' (0#1) [c:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/synth/microblaze.vhd:549]
INFO: [Synth 8-256] done synthesizing module 'microblaze_wrapper' (0#1) [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.gen/sources_1/bd/microblaze/hdl/microblaze_wrapper.vhd:29]
WARNING: [Synth 8-5640] Port 'valid' is missing in component declaration [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:81]
INFO: [Synth 8-3491] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' bound to instance 'adc_i' of component 'adc' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-3493] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' does not have matching formal port for component port 'rst' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-3493] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' does not have matching formal port for component port 'enable' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-3493] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' does not have matching formal port for component port 'adc_of' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-3493] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' does not have matching formal port for component port 'of_a' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-3493] module 'adc' declared at 'C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/adc.vhd:6' does not have matching formal port for component port 'of_b' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:243]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [C:/Users/CK/Desktop/FPGA_Workspace/VIVADO_PROJECTS/FMCW3/FMCW3.srcs/sources_1/new/top_module.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1371.766 ; gain = 610.629
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 14:36:05 2025...
