Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 07 12:55:18 2019
| Host         : DESKTOP-66LQ8NN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   434 |
| Unused register locations in slices containing registers |  1052 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             969 |          316 |
| No           | No                    | Yes                    |              72 |           29 |
| No           | Yes                   | No                     |            2204 |          666 |
| Yes          | No                    | No                     |            4935 |         1435 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            5060 |         1343 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_axi_awready[3]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__3_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                       | design_1_i/executeFirstLayer1_p2_0/inst/j_0_reg2mem43_0_i_i_reg_2640                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                       | design_1_i/executeFirstLayer1_p4_0/inst/j_0_reg2mem41_0_i_i_reg_2640                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[2]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__5_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__4_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state160                                                                                                                                                                                                           | design_1_i/executeFirstLayer_0/inst/j_0_reg2mem41_0_i_i_reg_2740                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__6_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                                                                           | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]_0                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[3][1]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[3][0]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[3][2]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[3][3]                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state159                                                                                                                                                                                                       | design_1_i/executeFirstLayer1_p3_0/inst/j_0_reg2mem43_0_i_i_reg_2680                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/ar_hs                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/ar_hs                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                             | design_1_i/executeFirstLayer1_p4_0/inst/indvar_reg2mem67_0_i_1_reg_1036                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/ar_hs                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayereOg_U3/executeFirstLayereOg_DSP48_0_U/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/indvar_reg2mem69_0_i_1_reg_1037                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                        | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_1                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                             | design_1_i/executeFirstLayer1_p2_0/inst/indvar_reg2mem69_0_i_1_reg_1008                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[5][0]      |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                                 | design_1_i/executeFirstLayer_0/inst/indvar_reg2mem67_0_i_1_reg_1040                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_1                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_1                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt[5]_i_1_n_1                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[6]_0                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer_0/inst/executeFirstLayercud_U1/executeFirstLayer_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[6]_0                                                                                             |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/waddr[6]_i_1__1_n_1                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/waddr                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/waddr                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p4_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[6]_0                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/waddr                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p2_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[6]_0                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[7]_i_1__2_n_1                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[7]_i_1__2_n_1                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[7]_i_1__0_n_1                                                                                                                                        | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                        | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[7]_i_1__0_n_1                                                                                                                                                | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[7]_i_1__2_n_1                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                        | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[7]_i_1__0_n_1                                                                                                                                        | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                        | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp_to_user/pout[7]_i_1__0_n_1                                                                                                                                        | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[7]_i_1__2_n_1                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                                   | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_1                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_1                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                                             |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_1                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/sect_addr_buf[11]_i_1_n_1                                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayereOg_U3/executeFirstLayereOg_DSP48_0_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/pout[7]_i_1__1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/pout[7]_i_1__1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/pout[7]_i_1__1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/pout[7]_i_1__1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/pout[7]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/pout[7]_i_1_n_1                                                                                                                                                           | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/pout[7]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/pout[7]_i_1_n_1                                                                                                                                                   | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer_0/inst/executeFirstLayerbkb_U0/executeFirstLayer_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayerbkb_U0/executeFirstLayer1_p4_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayerbkb_U0/executeFirstLayer1_p3_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                                        |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayerbkb_U0/executeFirstLayer1_p2_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                           | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                           | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                            | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar57_reg2mem69_reg_196_reg[0]_0[0]                                                                                                                    | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar57_reg2mem69_reg_196_reg[0][0]                                                                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                   | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                            | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg_0__s_net_1                                                                                                                                            | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                           | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar59_reg2mem71_reg_200_reg[0]_0[0]                                                                                                                    | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar59_reg2mem71_reg_200_reg[0][0]                                                                                                                               |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar59_reg2mem71_reg_196_reg[0]_0[0]                                                                                                                    | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar59_reg2mem71_reg_196_reg[0][0]                                                                                                                               |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                              | design_1_i/executeFirstLayer_0/inst/executeFirstLayercud_U1/executeFirstLayer_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                                                                         |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p3_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                                                                 |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p4_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                                                                 |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayercud_U1/executeFirstLayer1_p2_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/SR[0]                                                                                                                 |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar57_reg2mem69_reg_206_reg[0]_0[0]                                                                                                                            | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_resp_to_user/indvar57_reg2mem69_reg_206_reg[0][0]                                                                                                                                       |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/ar_hs                                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                           |               13 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/ar_hs                                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                           |               12 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/ar_hs                                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                           |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/j_0_reg2mem43_0_i_i_reg_2640                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                            | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/j_0_reg2mem43_0_i_i_reg_2680                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/j_0_reg2mem41_0_i_i_reg_2640                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/j_0_reg2mem41_0_i_i_reg_2740                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/p_15_in                                                                                                                                                            | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                                   | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/p_23_in                                                                                                                                                           | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_Layer1_Weights_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_Layer1_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_Layer1_Weights_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_Layer1_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/reg_302_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1263_reg[0]_0[0]                                                                                                                                              | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1263_reg[0][0]                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/product_1_reg2mem45_s_reg_279[31]_i_1_n_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/reg_3140                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1219_reg[0]_0[0]                                                                                                                                      | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1219_reg[0][0]                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state150                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state148                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state149                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state147                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/tmp_23_reg_1169_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/reg_306_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_c_offset[31]_i_1_n_1                                                                                                                                                                   | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1253_reg[0]_0[0]                                                                                                                                      | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1253_reg[0][0]                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/reg_3200                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/reg_302_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_0[0]                                                                                                                                                   | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_0[0]                                                                                                                                                   | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_group_id_z[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_group_id_y[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/reg_3100                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                          | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                   |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/product_1_reg2mem45_s_reg_275[31]_i_1_n_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_group_id_x[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/p_0_in0                                                                                                                                                                                    | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_r_offset[31]_i_1_n_1                                                                                                                                                                   | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_group_id_z[31]_i_1_n_1                                                                                                                                                                 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_group_id_y[31]_i_1_n_1                                                                                                                                                                 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_bias[31]_i_1_n_1                                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_bias[31]_i_1_n_1                                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_Layer2_Neurons_GPU[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_Layer1_Weights_GPU[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/int_Layer1_Neurons_GPU[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_Layer2_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_Layer1_Weights_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/int_Layer1_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_0[0]                                                                                                                                                   | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_group_id_z[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/reg_312_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                        | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_group_id_y[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/reg_316_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/tmp_26_reg_1213_reg[31][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state147                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state149                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state149                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state147                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/tmp_23_reg_1199_reg[31][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rctl/empty_n_reg_0[0]                                                                                                                                                           | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_group_id_x[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_bias[31]_i_1_n_1                                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/int_Layer2_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/product_1_reg2mem43_s_reg_275[31]_i_1_n_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/reg_3100                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_group_id_z[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1249_reg[0]_0[0]                                                                                                                                      | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/val_i_i_reg_1249_reg[0][0]                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/product_1_reg2mem43_s_reg_285[31]_i_1_n_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_group_id_y[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_group_id_x[31]_i_1_n_1                                                                                                                                                         | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_bias[31]_i_1_n_1                                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/int_Layer2_Neurons_GPU[31]_i_1_n_1                                                                                                                                                 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/reg_306_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/tmp_23_reg_1203_reg[31][0]                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/reg_306_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/reg_310_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                        | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/wreq_throttl/next_loop                                                                                                                                                                | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/D[8]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/D[8]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/D[8]                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                               | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_NS_fsm[3]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                       | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/D[8]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/phi_mul_cast_reg_1080_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/phi_mul_cast_reg_1046_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                           |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/phi_mul_cast_reg_1076_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/phi_mul_cast_reg_1090_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               16 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                              | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                             | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                              | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                     | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                             | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                              | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                             | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                      | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               22 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               13 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/i_0_reg2mem47_0_i_i_reg_2220                                                                                                                                                                                             | design_1_i/executeFirstLayer1_p3_0/inst/i_0_reg2mem47_0_i_i_reg_222                                                                                                                                                                                                       |               16 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/i_0_reg2mem45_0_i_i_reg_2180                                                                                                                                                                                             | design_1_i/executeFirstLayer1_p4_0/inst/i_0_reg2mem45_0_i_i_reg_218                                                                                                                                                                                                       |               14 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/i_0_reg2mem47_0_i_i_reg_2180                                                                                                                                                                                             | design_1_i/executeFirstLayer1_p2_0/inst/i_0_reg2mem47_0_i_i_reg_218                                                                                                                                                                                                       |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/i_0_reg2mem45_0_i_i_reg_2280                                                                                                                                                                                                 | design_1_i/executeFirstLayer_0/inst/i_0_reg2mem45_0_i_i_reg_228                                                                                                                                                                                                           |               16 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               11 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                  | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                          | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               14 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                          | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                          | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               13 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                         | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                         | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                         | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/rs_rdata/opt_has_pipe.first_q_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               22 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               33 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_control_s_axi_U/D[1]                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               47 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_control_s_axi_U/D[1]                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               50 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_control_s_axi_U/D[1]                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               46 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/arg_Layer1_Neurons_G_2_reg_11470                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               49 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               58 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/arg_Layer1_Neurons_G_2_reg_11030                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               49 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               58 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               56 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/arg_Layer1_Neurons_G_2_reg_11330                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               48 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               50 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/arg_Layer1_Neurons_G_2_reg_11370                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               48 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_control_s_axi_U/D[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               67 |            210 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               62 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p4_0/inst/executeFirstLayer1_p4_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |              143 |            488 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p3_0/inst/executeFirstLayer1_p3_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |              140 |            488 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer1_p2_0/inst/executeFirstLayer1_p2_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                         |              146 |            488 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/executeFirstLayer_0/inst/executeFirstLayer_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[0]_0                                                                                                                                                                 |              142 |            489 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |              317 |            970 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                    20 |
| 3      |                     6 |
| 4      |                    54 |
| 5      |                    17 |
| 6      |                    16 |
| 7      |                     8 |
| 8      |                    34 |
| 10     |                    20 |
| 11     |                     2 |
| 13     |                     6 |
| 14     |                     6 |
| 15     |                     4 |
| 16+    |                   231 |
+--------+-----------------------+


