{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557992364980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557992364992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 17:39:24 2019 " "Processing started: Thu May 16 17:39:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557992364992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992364992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992364992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557992366265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557992366265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset TestCalc.v(19) " "Verilog HDL Declaration information at TestCalc.v(19): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "TestCalc.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/TestCalc.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557992385472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file testcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestCalc " "Found entity 1: TestCalc" {  } { { "TestCalc.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/TestCalc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385476 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(195) " "Verilog HDL Declaration warning at ROM.v(195): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/ROM.v" 195 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1557992385488 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(248) " "Verilog HDL Declaration warning at ROM.v(248): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/ROM.v" 248 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1557992385488 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(254) " "Verilog HDL Declaration warning at ROM.v(254): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/ROM.v" 254 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1557992385488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385492 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(80) " "Verilog HDL information at CPU.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557992385500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 8 8 " "Found 8 design units, including 8 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "2 Disp2cNum " "Found entity 2: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "3 DispDec " "Found entity 3: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "4 convertSigned " "Found entity 4: convertSigned" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "6 Synchroniser " "Found entity 6: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "7 SSeg " "Found entity 7: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""} { "Info" "ISGN_ENTITY_NAME" "8 DetectFallingEdge " "Found entity 8: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_02.v 1 1 " "Found 1 design units, including 1 entities, in source file test_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_02 " "Found entity 1: test_02" {  } { { "test_02.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/test_02.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_01.v 1 1 " "Found 1 design units, including 1 entities, in source file test_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_01 " "Found entity 1: test_01" {  } { { "test_01.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/test_01.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_03.v 1 1 " "Found 1 design units, including 1 entities, in source file test_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_03 " "Found entity 1: test_03" {  } { { "test_03.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/test_03.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992385568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992385568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557992385732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CPU.v(57) " "Verilog HDL assignment warning at CPU.v(57): truncated value with size 32 to match size of target (24)" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557992385752 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(199) " "Verilog HDL Case Statement information at CPU.v(199): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557992385752 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(88) " "Verilog HDL Case Statement information at CPU.v(88): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557992385752 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(213) " "Verilog HDL Case Statement information at CPU.v(213): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557992385752 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(83) " "Verilog HDL Case Statement information at CPU.v(83): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1557992385756 "|MyComputer|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:sync_r " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:sync_r\"" {  } { { "CPU.v" "sync_r" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectFallingEdge CPU:cpu\|DetectFallingEdge:pb\[0\].dfe " "Elaborating entity \"DetectFallingEdge\" for hierarchy \"CPU:cpu\|DetectFallingEdge:pb\[0\].dfe\"" {  } { { "CPU.v" "pb\[0\].dfe" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncROM CPU:cpu\|AsyncROM:Pmem " "Elaborating entity \"AsyncROM\" for hierarchy \"CPU:cpu\|AsyncROM:Pmem\"" {  } { { "CPU.v" "Pmem" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/CPU.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db\"" {  } { { "MyComputer.v" "db" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp2cNum Disp2cNum:dnum " "Elaborating entity \"Disp2cNum\" for hierarchy \"Disp2cNum:dnum\"" {  } { { "MyComputer.v" "dnum" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertSigned Disp2cNum:dnum\|convertSigned:convert " "Elaborating entity \"convertSigned\" for hierarchy \"Disp2cNum:dnum\|convertSigned:convert\"" {  } { { "AuxMod.v" "convert" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AuxMod.v(63) " "Verilog HDL assignment warning at AuxMod.v(63): truncated value with size 32 to match size of target (7)" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557992385928 "|MyComputer|Disp2cNum:dnum|convertSigned:convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDec Disp2cNum:dnum\|DispDec:hex0 " "Elaborating entity \"DispDec\" for hierarchy \"Disp2cNum:dnum\|DispDec:hex0\"" {  } { { "AuxMod.v" "hex0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AuxMod.v(54) " "Verilog HDL assignment warning at AuxMod.v(54): truncated value with size 32 to match size of target (7)" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557992385960 "|MyComputer|Disp2cNum:dnum|DispDec:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg Disp2cNum:dnum\|DispDec:hex0\|SSeg:hex " "Elaborating entity \"SSeg\" for hierarchy \"Disp2cNum:dnum\|DispDec:hex0\|SSeg:hex\"" {  } { { "AuxMod.v" "hex" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992385988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispHex DispHex:dh " "Elaborating entity \"DispHex\" for hierarchy \"DispHex:dh\"" {  } { { "MyComputer.v" "dh" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992386024 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 hex 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"hex\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "AuxMod.v" "hex" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1557992386152 "|MyComputer|Disp2cNum:dnum|DispDec:hex0|SSeg:hex"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 hex 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"hex\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "AuxMod.v" "hex" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1557992386152 "|MyComputer|Disp2cNum:dnum|DispDec:hex0|SSeg:hex"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 hex 32 4 " "Port \"ordered port 0\" on the entity instantiation of \"hex\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "AuxMod.v" "hex" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1557992386152 "|MyComputer|Disp2cNum:dnum|DispDec:hex0|SSeg:hex"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:hex0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:hex0\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557992389156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:hex0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:hex0\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557992389156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:hex1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:hex1\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557992389156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:hex1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:hex1\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557992389156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:hex2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:hex2\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557992389156 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557992389156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Mod0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992389256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Mod0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389260 ""}  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557992389260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992389368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992389368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992389408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992389408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992389456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992389456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Div0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992389488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Div0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:hex0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557992389488 ""}  } { { "AuxMod.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/AuxMod.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557992389488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557992389596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992389596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557992390172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/Kit Man/Documents/Quartus/Project/CPU/MyComputer.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557992392040 "|MyComputer|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557992392040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557992392276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kit Man/Documents/Quartus/Project/CPU/output_files/MyComputer.map.smsg " "Generated suppressed messages file C:/Users/Kit Man/Documents/Quartus/Project/CPU/output_files/MyComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992395488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557992395900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557992395900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1263 " "Implemented 1263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557992396236 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557992396236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1194 " "Implemented 1194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557992396236 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557992396236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557992396236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557992396316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 17:39:56 2019 " "Processing ended: Thu May 16 17:39:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557992396316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557992396316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557992396316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557992396316 ""}
