// Seed: 501814685
module module_0 (
    input wor id_0,
    output tri id_1
    , id_13,
    input supply1 id_2,
    input supply1 module_0,
    output wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    output tri id_10,
    input supply0 id_11
);
  logic [1 : -1] id_14;
  ;
  assign id_13 = -1 == 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wire  id_2,
    output logic id_3,
    output tri0  id_4
);
  always @(posedge id_1) begin : LABEL_0
    id_0 <= id_1 == -1;
    id_3 = -1 & -1;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1
  );
endmodule
