
PCBv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c68  0800cbd0  0800cbd0  0001cbd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e838  0800e838  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800e838  0800e838  0001e838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e840  0800e840  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e840  0800e840  0001e840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e844  0800e844  0001e844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800e848  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db4  20000208  0800ea50  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000fbc  0800ea50  00020fbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011948  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d7a  00000000  00000000  00031bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  00034940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc9  00000000  00000000  000358a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bde7  00000000  00000000  00036471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013da2  00000000  00000000  00052258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a507a  00000000  00000000  00065ffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005798  00000000  00000000  0010b074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0011080c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cbb4 	.word	0x0800cbb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800cbb4 	.word	0x0800cbb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <strcmp>:
 8000280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000288:	2a01      	cmp	r2, #1
 800028a:	bf28      	it	cs
 800028c:	429a      	cmpcs	r2, r3
 800028e:	d0f7      	beq.n	8000280 <strcmp>
 8000290:	1ad0      	subs	r0, r2, r3
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cb0:	f000 b9a6 	b.w	8001000 <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f83c 	bl	8000d38 <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_d2lz>:
 8000ccc:	b538      	push	{r3, r4, r5, lr}
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	460d      	mov	r5, r1
 8000cd6:	f7ff ff0b 	bl	8000af0 <__aeabi_dcmplt>
 8000cda:	b928      	cbnz	r0, 8000ce8 <__aeabi_d2lz+0x1c>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	4629      	mov	r1, r5
 8000ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce4:	f000 b80a 	b.w	8000cfc <__aeabi_d2ulz>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cee:	f000 f805 	bl	8000cfc <__aeabi_d2ulz>
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	bd38      	pop	{r3, r4, r5, pc}
 8000cfa:	bf00      	nop

08000cfc <__aeabi_d2ulz>:
 8000cfc:	b5d0      	push	{r4, r6, r7, lr}
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <__aeabi_d2ulz+0x34>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	4606      	mov	r6, r0
 8000d04:	460f      	mov	r7, r1
 8000d06:	f7ff fc81 	bl	800060c <__aeabi_dmul>
 8000d0a:	f7ff ff57 	bl	8000bbc <__aeabi_d2uiz>
 8000d0e:	4604      	mov	r4, r0
 8000d10:	f7ff fc02 	bl	8000518 <__aeabi_ui2d>
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <__aeabi_d2ulz+0x38>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	f7ff fc78 	bl	800060c <__aeabi_dmul>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4630      	mov	r0, r6
 8000d22:	4639      	mov	r1, r7
 8000d24:	f7ff faba 	bl	800029c <__aeabi_dsub>
 8000d28:	f7ff ff48 	bl	8000bbc <__aeabi_d2uiz>
 8000d2c:	4621      	mov	r1, r4
 8000d2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d30:	3df00000 	.word	0x3df00000
 8000d34:	41f00000 	.word	0x41f00000

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9e08      	ldr	r6, [sp, #32]
 8000d3e:	460d      	mov	r5, r1
 8000d40:	4604      	mov	r4, r0
 8000d42:	460f      	mov	r7, r1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d14a      	bne.n	8000dde <__udivmoddi4+0xa6>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	4694      	mov	ip, r2
 8000d4c:	d965      	bls.n	8000e1a <__udivmoddi4+0xe2>
 8000d4e:	fab2 f382 	clz	r3, r2
 8000d52:	b143      	cbz	r3, 8000d66 <__udivmoddi4+0x2e>
 8000d54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d58:	f1c3 0220 	rsb	r2, r3, #32
 8000d5c:	409f      	lsls	r7, r3
 8000d5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d62:	4317      	orrs	r7, r2
 8000d64:	409c      	lsls	r4, r3
 8000d66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d6a:	fa1f f58c 	uxth.w	r5, ip
 8000d6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d72:	0c22      	lsrs	r2, r4, #16
 8000d74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d7c:	fb01 f005 	mul.w	r0, r1, r5
 8000d80:	4290      	cmp	r0, r2
 8000d82:	d90a      	bls.n	8000d9a <__udivmoddi4+0x62>
 8000d84:	eb1c 0202 	adds.w	r2, ip, r2
 8000d88:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d8c:	f080 811c 	bcs.w	8000fc8 <__udivmoddi4+0x290>
 8000d90:	4290      	cmp	r0, r2
 8000d92:	f240 8119 	bls.w	8000fc8 <__udivmoddi4+0x290>
 8000d96:	3902      	subs	r1, #2
 8000d98:	4462      	add	r2, ip
 8000d9a:	1a12      	subs	r2, r2, r0
 8000d9c:	b2a4      	uxth	r4, r4
 8000d9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000da2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000daa:	fb00 f505 	mul.w	r5, r0, r5
 8000dae:	42a5      	cmp	r5, r4
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x90>
 8000db2:	eb1c 0404 	adds.w	r4, ip, r4
 8000db6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dba:	f080 8107 	bcs.w	8000fcc <__udivmoddi4+0x294>
 8000dbe:	42a5      	cmp	r5, r4
 8000dc0:	f240 8104 	bls.w	8000fcc <__udivmoddi4+0x294>
 8000dc4:	4464      	add	r4, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dcc:	1b64      	subs	r4, r4, r5
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11e      	cbz	r6, 8000dda <__udivmoddi4+0xa2>
 8000dd2:	40dc      	lsrs	r4, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0xbc>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	f000 80ed 	beq.w	8000fc2 <__udivmoddi4+0x28a>
 8000de8:	2100      	movs	r1, #0
 8000dea:	e9c6 0500 	strd	r0, r5, [r6]
 8000dee:	4608      	mov	r0, r1
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	fab3 f183 	clz	r1, r3
 8000df8:	2900      	cmp	r1, #0
 8000dfa:	d149      	bne.n	8000e90 <__udivmoddi4+0x158>
 8000dfc:	42ab      	cmp	r3, r5
 8000dfe:	d302      	bcc.n	8000e06 <__udivmoddi4+0xce>
 8000e00:	4282      	cmp	r2, r0
 8000e02:	f200 80f8 	bhi.w	8000ff6 <__udivmoddi4+0x2be>
 8000e06:	1a84      	subs	r4, r0, r2
 8000e08:	eb65 0203 	sbc.w	r2, r5, r3
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	4617      	mov	r7, r2
 8000e10:	2e00      	cmp	r6, #0
 8000e12:	d0e2      	beq.n	8000dda <__udivmoddi4+0xa2>
 8000e14:	e9c6 4700 	strd	r4, r7, [r6]
 8000e18:	e7df      	b.n	8000dda <__udivmoddi4+0xa2>
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xe6>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f382 	clz	r3, r2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x210>
 8000e28:	1a8a      	subs	r2, r1, r2
 8000e2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2e:	fa1f fe8c 	uxth.w	lr, ip
 8000e32:	2101      	movs	r1, #1
 8000e34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e38:	fb07 2015 	mls	r0, r7, r5, r2
 8000e3c:	0c22      	lsrs	r2, r4, #16
 8000e3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e42:	fb0e f005 	mul.w	r0, lr, r5
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x124>
 8000e4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x122>
 8000e54:	4290      	cmp	r0, r2
 8000e56:	f200 80cb 	bhi.w	8000ff0 <__udivmoddi4+0x2b8>
 8000e5a:	4645      	mov	r5, r8
 8000e5c:	1a12      	subs	r2, r2, r0
 8000e5e:	b2a4      	uxth	r4, r4
 8000e60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e64:	fb07 2210 	mls	r2, r7, r0, r2
 8000e68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e70:	45a6      	cmp	lr, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x14e>
 8000e74:	eb1c 0404 	adds.w	r4, ip, r4
 8000e78:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e7c:	d202      	bcs.n	8000e84 <__udivmoddi4+0x14c>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f200 80bb 	bhi.w	8000ffa <__udivmoddi4+0x2c2>
 8000e84:	4610      	mov	r0, r2
 8000e86:	eba4 040e 	sub.w	r4, r4, lr
 8000e8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8e:	e79f      	b.n	8000dd0 <__udivmoddi4+0x98>
 8000e90:	f1c1 0720 	rsb	r7, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea6:	40fd      	lsrs	r5, r7
 8000ea8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eb2:	fa1f fe8c 	uxth.w	lr, ip
 8000eb6:	fb09 5518 	mls	r5, r9, r8, r5
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ec0:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec4:	42a5      	cmp	r5, r4
 8000ec6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eca:	fa00 f001 	lsl.w	r0, r0, r1
 8000ece:	d90b      	bls.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed8:	f080 8088 	bcs.w	8000fec <__udivmoddi4+0x2b4>
 8000edc:	42a5      	cmp	r5, r4
 8000ede:	f240 8085 	bls.w	8000fec <__udivmoddi4+0x2b4>
 8000ee2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee6:	4464      	add	r4, ip
 8000ee8:	1b64      	subs	r4, r4, r5
 8000eea:	b29d      	uxth	r5, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000efc:	45a6      	cmp	lr, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1da>
 8000f00:	eb1c 0404 	adds.w	r4, ip, r4
 8000f04:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f08:	d26c      	bcs.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	d96a      	bls.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	4464      	add	r4, ip
 8000f12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f16:	fba3 9502 	umull	r9, r5, r3, r2
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	42ac      	cmp	r4, r5
 8000f20:	46c8      	mov	r8, r9
 8000f22:	46ae      	mov	lr, r5
 8000f24:	d356      	bcc.n	8000fd4 <__udivmoddi4+0x29c>
 8000f26:	d053      	beq.n	8000fd0 <__udivmoddi4+0x298>
 8000f28:	b156      	cbz	r6, 8000f40 <__udivmoddi4+0x208>
 8000f2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f32:	fa04 f707 	lsl.w	r7, r4, r7
 8000f36:	40ca      	lsrs	r2, r1
 8000f38:	40cc      	lsrs	r4, r1
 8000f3a:	4317      	orrs	r7, r2
 8000f3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f40:	4618      	mov	r0, r3
 8000f42:	2100      	movs	r1, #0
 8000f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f48:	f1c3 0120 	rsb	r1, r3, #32
 8000f4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f50:	fa20 f201 	lsr.w	r2, r0, r1
 8000f54:	fa25 f101 	lsr.w	r1, r5, r1
 8000f58:	409d      	lsls	r5, r3
 8000f5a:	432a      	orrs	r2, r5
 8000f5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f60:	fa1f fe8c 	uxth.w	lr, ip
 8000f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f68:	fb07 1510 	mls	r5, r7, r0, r1
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f72:	fb00 f50e 	mul.w	r5, r0, lr
 8000f76:	428d      	cmp	r5, r1
 8000f78:	fa04 f403 	lsl.w	r4, r4, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x258>
 8000f7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f82:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f86:	d22f      	bcs.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f88:	428d      	cmp	r5, r1
 8000f8a:	d92d      	bls.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	1b49      	subs	r1, r1, r5
 8000f92:	b292      	uxth	r2, r2
 8000f94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f98:	fb07 1115 	mls	r1, r7, r5, r1
 8000f9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa0:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa4:	4291      	cmp	r1, r2
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x282>
 8000fa8:	eb1c 0202 	adds.w	r2, ip, r2
 8000fac:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fb0:	d216      	bcs.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb2:	4291      	cmp	r1, r2
 8000fb4:	d914      	bls.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb6:	3d02      	subs	r5, #2
 8000fb8:	4462      	add	r2, ip
 8000fba:	1a52      	subs	r2, r2, r1
 8000fbc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fc0:	e738      	b.n	8000e34 <__udivmoddi4+0xfc>
 8000fc2:	4631      	mov	r1, r6
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	e708      	b.n	8000dda <__udivmoddi4+0xa2>
 8000fc8:	4639      	mov	r1, r7
 8000fca:	e6e6      	b.n	8000d9a <__udivmoddi4+0x62>
 8000fcc:	4610      	mov	r0, r2
 8000fce:	e6fb      	b.n	8000dc8 <__udivmoddi4+0x90>
 8000fd0:	4548      	cmp	r0, r9
 8000fd2:	d2a9      	bcs.n	8000f28 <__udivmoddi4+0x1f0>
 8000fd4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	e7a3      	b.n	8000f28 <__udivmoddi4+0x1f0>
 8000fe0:	4645      	mov	r5, r8
 8000fe2:	e7ea      	b.n	8000fba <__udivmoddi4+0x282>
 8000fe4:	462b      	mov	r3, r5
 8000fe6:	e794      	b.n	8000f12 <__udivmoddi4+0x1da>
 8000fe8:	4640      	mov	r0, r8
 8000fea:	e7d1      	b.n	8000f90 <__udivmoddi4+0x258>
 8000fec:	46d0      	mov	r8, sl
 8000fee:	e77b      	b.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ff0:	3d02      	subs	r5, #2
 8000ff2:	4462      	add	r2, ip
 8000ff4:	e732      	b.n	8000e5c <__udivmoddi4+0x124>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e70a      	b.n	8000e10 <__udivmoddi4+0xd8>
 8000ffa:	4464      	add	r4, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e742      	b.n	8000e86 <__udivmoddi4+0x14e>

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <get_lat>:
#include <gps.h>
#include <string.h>
#include <stdlib.h>

double get_lat(char *gga)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b0c6      	sub	sp, #280	; 0x118
 8001008:	af00      	add	r7, sp, #0
 800100a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800100e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001012:	6018      	str	r0, [r3, #0]
	double latitude = 0.0;
 8001014:	f04f 0200 	mov.w	r2, #0
 8001018:	f04f 0300 	mov.w	r3, #0
 800101c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 8001020:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001024:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001028:	f107 000c 	add.w	r0, r7, #12
 800102c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001030:	6819      	ldr	r1, [r3, #0]
 8001032:	f007 fb53 	bl	80086dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001036:	f107 030c 	add.w	r3, r7, #12
 800103a:	4919      	ldr	r1, [pc, #100]	; (80010a0 <get_lat+0x9c>)
 800103c:	4618      	mov	r0, r3
 800103e:	f007 fb61 	bl	8008704 <strtok>
 8001042:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001046:	e01b      	b.n	8001080 <get_lat+0x7c>
	{
		if ((strcmp(token, "N") == 0) || (strcmp(token, "S") == 0))
 8001048:	4916      	ldr	r1, [pc, #88]	; (80010a4 <get_lat+0xa0>)
 800104a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800104e:	f7ff f917 	bl	8000280 <strcmp>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d017      	beq.n	8001088 <get_lat+0x84>
 8001058:	4913      	ldr	r1, [pc, #76]	; (80010a8 <get_lat+0xa4>)
 800105a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800105e:	f7ff f90f 	bl	8000280 <strcmp>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d00f      	beq.n	8001088 <get_lat+0x84>
		{
			break;
		}
		else
		{
			latitude = atof(token);
 8001068:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800106c:	f005 ff74 	bl	8006f58 <atof>
 8001070:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001074:	490a      	ldr	r1, [pc, #40]	; (80010a0 <get_lat+0x9c>)
 8001076:	2000      	movs	r0, #0
 8001078:	f007 fb44 	bl	8008704 <strtok>
 800107c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001080:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1df      	bne.n	8001048 <get_lat+0x44>
	}

		return latitude;
 8001088:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800108c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001090:	eeb0 0a47 	vmov.f32	s0, s14
 8001094:	eef0 0a67 	vmov.f32	s1, s15
 8001098:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	0800cbd0 	.word	0x0800cbd0
 80010a4:	0800cbd4 	.word	0x0800cbd4
 80010a8:	0800cbd8 	.word	0x0800cbd8

080010ac <get_lon>:

double get_lon(char *gga)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b0c6      	sub	sp, #280	; 0x118
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010b6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010ba:	6018      	str	r0, [r3, #0]
	double longitude = 0.0;
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	f04f 0300 	mov.w	r3, #0
 80010c4:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 80010c8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80010cc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80010d0:	f107 000c 	add.w	r0, r7, #12
 80010d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010d8:	6819      	ldr	r1, [r3, #0]
 80010da:	f007 faff 	bl	80086dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	4919      	ldr	r1, [pc, #100]	; (8001148 <get_lon+0x9c>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f007 fb0d 	bl	8008704 <strtok>
 80010ea:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 80010ee:	e01b      	b.n	8001128 <get_lon+0x7c>
	{
		if ((strcmp(token, "W") == 0) || (strcmp(token, "E") == 0))
 80010f0:	4916      	ldr	r1, [pc, #88]	; (800114c <get_lon+0xa0>)
 80010f2:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80010f6:	f7ff f8c3 	bl	8000280 <strcmp>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d017      	beq.n	8001130 <get_lon+0x84>
 8001100:	4913      	ldr	r1, [pc, #76]	; (8001150 <get_lon+0xa4>)
 8001102:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001106:	f7ff f8bb 	bl	8000280 <strcmp>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00f      	beq.n	8001130 <get_lon+0x84>
		{
			break;
		}
		else
		{
			longitude = atof(token);
 8001110:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001114:	f005 ff20 	bl	8006f58 <atof>
 8001118:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 800111c:	490a      	ldr	r1, [pc, #40]	; (8001148 <get_lon+0x9c>)
 800111e:	2000      	movs	r0, #0
 8001120:	f007 faf0 	bl	8008704 <strtok>
 8001124:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001128:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1df      	bne.n	80010f0 <get_lon+0x44>
	}

		return longitude;
 8001130:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001134:	ec43 2b17 	vmov	d7, r2, r3
}
 8001138:	eeb0 0a47 	vmov.f32	s0, s14
 800113c:	eef0 0a67 	vmov.f32	s1, s15
 8001140:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	0800cbd0 	.word	0x0800cbd0
 800114c:	0800cbdc 	.word	0x0800cbdc
 8001150:	0800cbe0 	.word	0x0800cbe0

08001154 <get_alt>:

double get_alt(char *gga)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b0c6      	sub	sp, #280	; 0x118
 8001158:	af00      	add	r7, sp, #0
 800115a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800115e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001162:	6018      	str	r0, [r3, #0]
	double altitude = 0.0;
 8001164:	f04f 0200 	mov.w	r2, #0
 8001168:	f04f 0300 	mov.w	r3, #0
 800116c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 8001170:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001174:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001178:	f107 000c 	add.w	r0, r7, #12
 800117c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001180:	6819      	ldr	r1, [r3, #0]
 8001182:	f007 faab 	bl	80086dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	4916      	ldr	r1, [pc, #88]	; (80011e4 <get_alt+0x90>)
 800118c:	4618      	mov	r0, r3
 800118e:	f007 fab9 	bl	8008704 <strtok>
 8001192:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001196:	e013      	b.n	80011c0 <get_alt+0x6c>
	{
		if (strcmp(token, "M") == 0)
 8001198:	4913      	ldr	r1, [pc, #76]	; (80011e8 <get_alt+0x94>)
 800119a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800119e:	f7ff f86f 	bl	8000280 <strcmp>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d010      	beq.n	80011ca <get_alt+0x76>
		{
			break;
		}
		else
		{
			altitude = atof(token);
 80011a8:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80011ac:	f005 fed4 	bl	8006f58 <atof>
 80011b0:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 80011b4:	490b      	ldr	r1, [pc, #44]	; (80011e4 <get_alt+0x90>)
 80011b6:	2000      	movs	r0, #0
 80011b8:	f007 faa4 	bl	8008704 <strtok>
 80011bc:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 80011c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1e7      	bne.n	8001198 <get_alt+0x44>
 80011c8:	e000      	b.n	80011cc <get_alt+0x78>
			break;
 80011ca:	bf00      	nop
	}

		return altitude;
 80011cc:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80011d0:	ec43 2b17 	vmov	d7, r2, r3
}
 80011d4:	eeb0 0a47 	vmov.f32	s0, s14
 80011d8:	eef0 0a67 	vmov.f32	s1, s15
 80011dc:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800cbd0 	.word	0x0800cbd0
 80011e8:	0800cbe4 	.word	0x0800cbe4

080011ec <ddm2dd>:


double ddm2dd(double ddm) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	ed87 0b00 	vstr	d0, [r7]
    double degrees = floor(ddm / 100.0);
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <ddm2dd+0x8c>)
 80011fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001200:	f7ff fb2e 	bl	8000860 <__aeabi_ddiv>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	ec43 2b17 	vmov	d7, r2, r3
 800120c:	eeb0 0a47 	vmov.f32	s0, s14
 8001210:	eef0 0a67 	vmov.f32	s1, s15
 8001214:	f00a fcf0 	bl	800bbf8 <floor>
 8001218:	ed87 0b06 	vstr	d0, [r7, #24]
    double minutes = ddm - degrees * 100.0;
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	4b15      	ldr	r3, [pc, #84]	; (8001278 <ddm2dd+0x8c>)
 8001222:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001226:	f7ff f9f1 	bl	800060c <__aeabi_dmul>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001232:	f7ff f833 	bl	800029c <__aeabi_dsub>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double dd = degrees + minutes / 60.0;
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <ddm2dd+0x90>)
 8001244:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001248:	f7ff fb0a 	bl	8000860 <__aeabi_ddiv>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001254:	f7ff f824 	bl	80002a0 <__adddf3>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return dd;
 8001260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001264:	ec43 2b17 	vmov	d7, r2, r3
}
 8001268:	eeb0 0a47 	vmov.f32	s0, s14
 800126c:	eef0 0a67 	vmov.f32	s1, s15
 8001270:	3720      	adds	r7, #32
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40590000 	.word	0x40590000
 800127c:	404e0000 	.word	0x404e0000

08001280 <degreesToRadians>:

// Function to convert degrees to radians
double degreesToRadians(double degrees) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	ed87 0b00 	vstr	d0, [r7]
    return degrees * M_PI / 180.0;
 800128a:	a30e      	add	r3, pc, #56	; (adr r3, 80012c4 <degreesToRadians+0x44>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001294:	f7ff f9ba 	bl	800060c <__aeabi_dmul>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4610      	mov	r0, r2
 800129e:	4619      	mov	r1, r3
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <degreesToRadians+0x40>)
 80012a6:	f7ff fadb 	bl	8000860 <__aeabi_ddiv>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	ec43 2b17 	vmov	d7, r2, r3
}
 80012b2:	eeb0 0a47 	vmov.f32	s0, s14
 80012b6:	eef0 0a67 	vmov.f32	s1, s15
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40668000 	.word	0x40668000
 80012c4:	54442d18 	.word	0x54442d18
 80012c8:	400921fb 	.word	0x400921fb
 80012cc:	00000000 	.word	0x00000000

080012d0 <calculateDistance>:

// Function to calculate the distance between two coordinates using Haversine formula
double calculateDistance(double lat1, double lon1, double lat2, double lon2) {
 80012d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012d4:	ed2d 8b02 	vpush	{d8}
 80012d8:	b092      	sub	sp, #72	; 0x48
 80012da:	af00      	add	r7, sp, #0
 80012dc:	ed87 0b06 	vstr	d0, [r7, #24]
 80012e0:	ed87 1b04 	vstr	d1, [r7, #16]
 80012e4:	ed87 2b02 	vstr	d2, [r7, #8]
 80012e8:	ed87 3b00 	vstr	d3, [r7]
    // Convert latitude and longitude from degrees to radians
    lat1 = degreesToRadians(ddm2dd(lat1));
 80012ec:	ed97 0b06 	vldr	d0, [r7, #24]
 80012f0:	f7ff ff7c 	bl	80011ec <ddm2dd>
 80012f4:	eeb0 7a40 	vmov.f32	s14, s0
 80012f8:	eef0 7a60 	vmov.f32	s15, s1
 80012fc:	eeb0 0a47 	vmov.f32	s0, s14
 8001300:	eef0 0a67 	vmov.f32	s1, s15
 8001304:	f7ff ffbc 	bl	8001280 <degreesToRadians>
 8001308:	ed87 0b06 	vstr	d0, [r7, #24]
    lon1 = degreesToRadians(ddm2dd(lon1));
 800130c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001310:	f7ff ff6c 	bl	80011ec <ddm2dd>
 8001314:	eeb0 7a40 	vmov.f32	s14, s0
 8001318:	eef0 7a60 	vmov.f32	s15, s1
 800131c:	eeb0 0a47 	vmov.f32	s0, s14
 8001320:	eef0 0a67 	vmov.f32	s1, s15
 8001324:	f7ff ffac 	bl	8001280 <degreesToRadians>
 8001328:	ed87 0b04 	vstr	d0, [r7, #16]
    lat2 = degreesToRadians(ddm2dd(lat2));
 800132c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001330:	f7ff ff5c 	bl	80011ec <ddm2dd>
 8001334:	eeb0 7a40 	vmov.f32	s14, s0
 8001338:	eef0 7a60 	vmov.f32	s15, s1
 800133c:	eeb0 0a47 	vmov.f32	s0, s14
 8001340:	eef0 0a67 	vmov.f32	s1, s15
 8001344:	f7ff ff9c 	bl	8001280 <degreesToRadians>
 8001348:	ed87 0b02 	vstr	d0, [r7, #8]
    lon2 = degreesToRadians(ddm2dd(lon2));
 800134c:	ed97 0b00 	vldr	d0, [r7]
 8001350:	f7ff ff4c 	bl	80011ec <ddm2dd>
 8001354:	eeb0 7a40 	vmov.f32	s14, s0
 8001358:	eef0 7a60 	vmov.f32	s15, s1
 800135c:	eeb0 0a47 	vmov.f32	s0, s14
 8001360:	eef0 0a67 	vmov.f32	s1, s15
 8001364:	f7ff ff8c 	bl	8001280 <degreesToRadians>
 8001368:	ed87 0b00 	vstr	d0, [r7]

    // Haversine formula
    double dlat = lat2 - lat1;
 800136c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001370:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001374:	f7fe ff92 	bl	800029c <__aeabi_dsub>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double dlon = lon2 - lon1;
 8001380:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001384:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001388:	f7fe ff88 	bl	800029c <__aeabi_dsub>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double a = sin(dlat/2) * sin(dlat/2) + cos(lat1) * cos(lat2) * sin(dlon/2) * sin(dlon/2);
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800139c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013a0:	f7ff fa5e 	bl	8000860 <__aeabi_ddiv>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	ec43 2b17 	vmov	d7, r2, r3
 80013ac:	eeb0 0a47 	vmov.f32	s0, s14
 80013b0:	eef0 0a67 	vmov.f32	s1, s15
 80013b4:	f00a faec 	bl	800b990 <sin>
 80013b8:	ec55 4b10 	vmov	r4, r5, d0
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013c4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80013c8:	f7ff fa4a 	bl	8000860 <__aeabi_ddiv>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	ec43 2b17 	vmov	d7, r2, r3
 80013d4:	eeb0 0a47 	vmov.f32	s0, s14
 80013d8:	eef0 0a67 	vmov.f32	s1, s15
 80013dc:	f00a fad8 	bl	800b990 <sin>
 80013e0:	ec53 2b10 	vmov	r2, r3, d0
 80013e4:	4620      	mov	r0, r4
 80013e6:	4629      	mov	r1, r5
 80013e8:	f7ff f910 	bl	800060c <__aeabi_dmul>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4614      	mov	r4, r2
 80013f2:	461d      	mov	r5, r3
 80013f4:	ed97 0b06 	vldr	d0, [r7, #24]
 80013f8:	f00a fa6a 	bl	800b8d0 <cos>
 80013fc:	ec59 8b10 	vmov	r8, r9, d0
 8001400:	ed97 0b02 	vldr	d0, [r7, #8]
 8001404:	f00a fa64 	bl	800b8d0 <cos>
 8001408:	ec53 2b10 	vmov	r2, r3, d0
 800140c:	4640      	mov	r0, r8
 800140e:	4649      	mov	r1, r9
 8001410:	f7ff f8fc 	bl	800060c <__aeabi_dmul>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4690      	mov	r8, r2
 800141a:	4699      	mov	r9, r3
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001424:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001428:	f7ff fa1a 	bl	8000860 <__aeabi_ddiv>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	ec43 2b17 	vmov	d7, r2, r3
 8001434:	eeb0 0a47 	vmov.f32	s0, s14
 8001438:	eef0 0a67 	vmov.f32	s1, s15
 800143c:	f00a faa8 	bl	800b990 <sin>
 8001440:	ec53 2b10 	vmov	r2, r3, d0
 8001444:	4640      	mov	r0, r8
 8001446:	4649      	mov	r1, r9
 8001448:	f7ff f8e0 	bl	800060c <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4690      	mov	r8, r2
 8001452:	4699      	mov	r9, r3
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800145c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001460:	f7ff f9fe 	bl	8000860 <__aeabi_ddiv>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	ec43 2b17 	vmov	d7, r2, r3
 800146c:	eeb0 0a47 	vmov.f32	s0, s14
 8001470:	eef0 0a67 	vmov.f32	s1, s15
 8001474:	f00a fa8c 	bl	800b990 <sin>
 8001478:	ec53 2b10 	vmov	r2, r3, d0
 800147c:	4640      	mov	r0, r8
 800147e:	4649      	mov	r1, r9
 8001480:	f7ff f8c4 	bl	800060c <__aeabi_dmul>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4620      	mov	r0, r4
 800148a:	4629      	mov	r1, r5
 800148c:	f7fe ff08 	bl	80002a0 <__adddf3>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 8001498:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 800149c:	f00a f84a 	bl	800b534 <sqrt>
 80014a0:	eeb0 8a40 	vmov.f32	s16, s0
 80014a4:	eef0 8a60 	vmov.f32	s17, s1
 80014a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80014ac:	f04f 0000 	mov.w	r0, #0
 80014b0:	4921      	ldr	r1, [pc, #132]	; (8001538 <calculateDistance+0x268>)
 80014b2:	f7fe fef3 	bl	800029c <__aeabi_dsub>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	ec43 2b17 	vmov	d7, r2, r3
 80014be:	eeb0 0a47 	vmov.f32	s0, s14
 80014c2:	eef0 0a67 	vmov.f32	s1, s15
 80014c6:	f00a f835 	bl	800b534 <sqrt>
 80014ca:	eeb0 7a40 	vmov.f32	s14, s0
 80014ce:	eef0 7a60 	vmov.f32	s15, s1
 80014d2:	eeb0 1a47 	vmov.f32	s2, s14
 80014d6:	eef0 1a67 	vmov.f32	s3, s15
 80014da:	eeb0 0a48 	vmov.f32	s0, s16
 80014de:	eef0 0a68 	vmov.f32	s1, s17
 80014e2:	f009 ff5d 	bl	800b3a0 <atan2>
 80014e6:	ec51 0b10 	vmov	r0, r1, d0
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	f7fe fed7 	bl	80002a0 <__adddf3>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double distance = RADIUS_OF_EARTH * c;
 80014fa:	a30d      	add	r3, pc, #52	; (adr r3, 8001530 <calculateDistance+0x260>)
 80014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001500:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001504:	f7ff f882 	bl	800060c <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return distance;
 8001510:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001514:	ec43 2b17 	vmov	d7, r2, r3
}
 8001518:	eeb0 0a47 	vmov.f32	s0, s14
 800151c:	eef0 0a67 	vmov.f32	s1, s15
 8001520:	3748      	adds	r7, #72	; 0x48
 8001522:	46bd      	mov	sp, r7
 8001524:	ecbd 8b02 	vpop	{d8}
 8001528:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800152c:	f3af 8000 	nop.w
 8001530:	00000000 	.word	0x00000000
 8001534:	41584dae 	.word	0x41584dae
 8001538:	3ff00000 	.word	0x3ff00000

0800153c <I2C_Start>:
//    -- Automatically generate a STOP condition after all bytes have been transmitted 
// Direction = 0: Master requests a write transfer
// Direction = 1: Master requests a read transfer
//=============================================================================== 

int8_t I2C_Start(I2C_TypeDef * I2Cx, uint32_t DevAddress, uint8_t Size, uint8_t Direction) {	
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	4611      	mov	r1, r2
 8001548:	461a      	mov	r2, r3
 800154a:	460b      	mov	r3, r1
 800154c:	71fb      	strb	r3, [r7, #7]
 800154e:	4613      	mov	r3, r2
 8001550:	71bb      	strb	r3, [r7, #6]
	
	// Direction = 0: Master requests a write transfer
	// Direction = 1: Master requests a read transfer
	
	uint32_t tmpreg = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
	
	// This bit is set by software, and cleared by hardware after the Start followed by the address
	// sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0.
	tmpreg = I2Cx->CR2;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	617b      	str	r3, [r7, #20]
	
	tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <I2C_Start+0x74>)
 8001560:	4013      	ands	r3, r2
 8001562:	617b      	str	r3, [r7, #20]
	
	if (Direction == READ_FROM_SLAVE)
 8001564:	79bb      	ldrb	r3, [r7, #6]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d104      	bne.n	8001574 <I2C_Start+0x38>
		tmpreg |= I2C_CR2_RD_WRN;  // Read from Slave
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e003      	b.n	800157c <I2C_Start+0x40>
	else
		tmpreg &= ~I2C_CR2_RD_WRN; // Write to Slave
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800157a:	617b      	str	r3, [r7, #20]
		
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES));
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	041b      	lsls	r3, r3, #16
 8001586:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800158a:	4313      	orrs	r3, r2
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	4313      	orrs	r3, r2
 8001590:	617b      	str	r3, [r7, #20]
	
	tmpreg |= I2C_CR2_START;
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001598:	617b      	str	r3, [r7, #20]
	// RELOAD
	// 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).
	// 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).
	// tmpreg |= I2C_CR2_RELOAD;
	
	I2Cx->CR2 = tmpreg; 
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	605a      	str	r2, [r3, #4]
//	}
//	
//	if ( (I2Cx->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF )
//		return -1;  // Failed
	
   	return 0;  // Success
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	371c      	adds	r7, #28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	fc009800 	.word	0xfc009800

080015b4 <I2C_Stop>:

//===============================================================================
//                           I2C Stop
//=============================================================================== 
void I2C_Stop(I2C_TypeDef * I2Cx){
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	// Master: Generate STOP bit after the current byte has been transferred 
	I2Cx->CR2 |= I2C_CR2_STOP;								
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	605a      	str	r2, [r3, #4]
	// Wait until STOPF flag is reset
	while( (I2Cx->ISR & I2C_ISR_STOPF) == 0 ); 
 80015c8:	bf00      	nop
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	f003 0320 	and.w	r3, r3, #32
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0f9      	beq.n	80015ca <I2C_Stop+0x16>
}
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <I2C_WaitLineIdle>:

//===============================================================================
//                           Wait for the bus is ready
//=============================================================================== 
void I2C_WaitLineIdle(I2C_TypeDef * I2Cx){
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	// Wait until I2C bus is ready
	while( (I2Cx->ISR & I2C_ISR_BUSY) == I2C_ISR_BUSY );	// If busy, wait
 80015ec:	bf00      	nop
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015fa:	d0f8      	beq.n	80015ee <I2C_WaitLineIdle+0xa>
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <I2C_SendData>:

//===============================================================================
//                           I2C Send Data
//=============================================================================== 
int8_t I2C_SendData(I2C_TypeDef * I2Cx, uint8_t DeviceAddress, uint8_t *pData, uint8_t Size) {
 800160a:	b580      	push	{r7, lr}
 800160c:	b086      	sub	sp, #24
 800160e:	af00      	add	r7, sp, #0
 8001610:	60f8      	str	r0, [r7, #12]
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	461a      	mov	r2, r3
 8001616:	460b      	mov	r3, r1
 8001618:	72fb      	strb	r3, [r7, #11]
 800161a:	4613      	mov	r3, r2
 800161c:	72bb      	strb	r3, [r7, #10]
	int i;
	
	if (Size <= 0 || pData == NULL) 
 800161e:	7abb      	ldrb	r3, [r7, #10]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d002      	beq.n	800162a <I2C_SendData+0x20>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d102      	bne.n	8001630 <I2C_SendData+0x26>
		return -1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800162e:	e040      	b.n	80016b2 <I2C_SendData+0xa8>
	
	I2C_WaitLineIdle(I2Cx);
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f7ff ffd7 	bl	80015e4 <I2C_WaitLineIdle>
	
	if (I2C_Start(I2Cx, DeviceAddress, Size, WRITE_TO_SLAVE) < 0 )
 8001636:	7af9      	ldrb	r1, [r7, #11]
 8001638:	7aba      	ldrb	r2, [r7, #10]
 800163a:	2300      	movs	r3, #0
 800163c:	68f8      	ldr	r0, [r7, #12]
 800163e:	f7ff ff7d 	bl	800153c <I2C_Start>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	da02      	bge.n	800164e <I2C_SendData+0x44>
		return -1;
 8001648:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800164c:	e031      	b.n	80016b2 <I2C_SendData+0xa8>
	// Send Data
	// Write the first data in DR register
	// while((I2Cx->ISR & I2C_ISR_TXE) == 0);
	// I2Cx->TXDR = pData[0] & I2C_TXDR_TXDATA;  

	for (i = 0; i < Size; i++) {
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e010      	b.n	8001676 <I2C_SendData+0x6c>
		// TXE is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
		// data to be sent is written in the I2C_TXDR register.
		while( (I2Cx->ISR & I2C_ISR_TXE) == 0 ); 
 8001654:	bf00      	nop
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f9      	beq.n	8001656 <I2C_SendData+0x4c>
		// TXIS bit is set by hardware when the I2C_TXDR register is empty and the data to be
		// transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be
		// sent is written in the I2C_TXDR register.
		// The TXIS flag is not set when a NACK is received.
		// while((I2Cx->ISR & I2C_ISR_TXIS) == 0 );
		I2Cx->TXDR = pData[i] & I2C_TXDR_TXDATA;  // TXE is cleared by writing to the TXDR register.
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	4413      	add	r3, r2
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	461a      	mov	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < Size; i++) {
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3301      	adds	r3, #1
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	7abb      	ldrb	r3, [r7, #10]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	429a      	cmp	r2, r3
 800167c:	dbea      	blt.n	8001654 <I2C_SendData+0x4a>
	}
	
	// Wait until TC flag is set 
	while((I2Cx->ISR & I2C_ISR_TC) == 0 && (I2Cx->ISR & I2C_ISR_NACKF) == 0);
 800167e:	bf00      	nop
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001688:	2b00      	cmp	r3, #0
 800168a:	d105      	bne.n	8001698 <I2C_SendData+0x8e>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f3      	beq.n	8001680 <I2C_SendData+0x76>
	
	if ( (I2Cx->ISR & I2C_ISR_NACKF) != 0 )
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0310 	and.w	r3, r3, #16
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d002      	beq.n	80016aa <I2C_SendData+0xa0>
		return -1;
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016a8:	e003      	b.n	80016b2 <I2C_SendData+0xa8>

	I2C_Stop(I2Cx);
 80016aa:	68f8      	ldr	r0, [r7, #12]
 80016ac:	f7ff ff82 	bl	80015b4 <I2C_Stop>
	return 0;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <I2C1_EV_IRQHandler>:
	
	return 0;
}


void I2C1_EV_IRQHandler(void){
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
	// I2C1->ICR |= 
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void){
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <SquareRoot>:
 *
 * \param[in] a_nInput - unsigned integer for which to find the square root
 *
 * \return Integer square root of the input value.
 */
static uint32_t SquareRoot(uint32_t a_nInput) {
 80016d6:	b480      	push	{r7}
 80016d8:	b087      	sub	sp, #28
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
    uint32_t op  = a_nInput;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	617b      	str	r3, [r7, #20]
    uint32_t res = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
    uint32_t one = 1uL << 30; // The second-to-top bit is set: use 1u << 14 for uint16_t type; use 1uL<<30 for uint32_t type
 80016e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016ea:	60fb      	str	r3, [r7, #12]

    // "one" starts at the highest power of four <= than the argument.
    while (one > op) {
 80016ec:	e002      	b.n	80016f4 <SquareRoot+0x1e>
        one >>= 2;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	60fb      	str	r3, [r7, #12]
    while (one > op) {
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d8f8      	bhi.n	80016ee <SquareRoot+0x18>
    }

    while (one != 0) {
 80016fc:	e016      	b.n	800172c <SquareRoot+0x56>
        if (op >= res + one) {
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	4413      	add	r3, r2
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	429a      	cmp	r2, r3
 8001708:	d30a      	bcc.n	8001720 <SquareRoot+0x4a>
            op  = op - (res + one);
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4413      	add	r3, r2
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	617b      	str	r3, [r7, #20]
            res = res +  2 * one;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4413      	add	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        }
        res >>= 1;
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	613b      	str	r3, [r7, #16]
        one >>= 2;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	089b      	lsrs	r3, r3, #2
 800172a:	60fb      	str	r3, [r7, #12]
    while (one != 0) {
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1e5      	bne.n	80016fe <SquareRoot+0x28>
    }
    return res;
 8001732:	693b      	ldr	r3, [r7, #16]
}
 8001734:	4618      	mov	r0, r3
 8001736:	371c      	adds	r7, #28
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <get_autocorr_peak_stats>:
//take a look at the original autocorrelation signal at index i and see if
//its a real peak or if its just a fake "noisy" peak corresponding to
//non-walking. basically just count the number of points of the
//autocorrelation peak to the right and left of the peak. this function gets
//the number of points to the right and left of the peak, as well as the delta amplitude
static void get_autocorr_peak_stats(int64_t *autocorr_buff, uint8_t *neg_slope_count, int64_t *delta_amplitude_right, uint8_t *pos_slope_count, int64_t *delta_amplitude_left, uint8_t peak_ind) {
 8001740:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001744:	b088      	sub	sp, #32
 8001746:	af00      	add	r7, sp, #0
 8001748:	6178      	str	r0, [r7, #20]
 800174a:	6139      	str	r1, [r7, #16]
 800174c:	60fa      	str	r2, [r7, #12]
 800174e:	60bb      	str	r3, [r7, #8]

    //first look to the right of the peak. walk forward until the slope begins decreasing
    uint8_t  neg_slope_ind = peak_ind;
 8001750:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001754:	77fb      	strb	r3, [r7, #31]
    uint16_t loop_limit    = NUM_AUTOCORR_LAGS-1;
 8001756:	2331      	movs	r3, #49	; 0x31
 8001758:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800175a:	e008      	b.n	800176e <get_autocorr_peak_stats+0x2e>
        *neg_slope_count = *neg_slope_count + 1;
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	701a      	strb	r2, [r3, #0]
        neg_slope_ind    = neg_slope_ind + 1;
 8001768:	7ffb      	ldrb	r3, [r7, #31]
 800176a:	3301      	adds	r3, #1
 800176c:	77fb      	strb	r3, [r7, #31]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 800176e:	7ffb      	ldrb	r3, [r7, #31]
 8001770:	3301      	adds	r3, #1
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	4413      	add	r3, r2
 8001778:	e9d3 0100 	ldrd	r0, r1, [r3]
 800177c:	7ffb      	ldrb	r3, [r7, #31]
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	4413      	add	r3, r2
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	1a86      	subs	r6, r0, r2
 800178a:	603e      	str	r6, [r7, #0]
 800178c:	eb61 0303 	sbc.w	r3, r1, r3
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	da04      	bge.n	80017a2 <get_autocorr_peak_stats+0x62>
 8001798:	7ffb      	ldrb	r3, [r7, #31]
 800179a:	b29b      	uxth	r3, r3
 800179c:	8bba      	ldrh	r2, [r7, #28]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d8dc      	bhi.n	800175c <get_autocorr_peak_stats+0x1c>
    }

    //get the delta amplitude between peak and right trough
    *delta_amplitude_right = autocorr_buff[peak_ind] - autocorr_buff[neg_slope_ind];
 80017a2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	4413      	add	r3, r2
 80017ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017b0:	7ffb      	ldrb	r3, [r7, #31]
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	697a      	ldr	r2, [r7, #20]
 80017b6:	4413      	add	r3, r2
 80017b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017bc:	ebb0 0a02 	subs.w	sl, r0, r2
 80017c0:	eb61 0b03 	sbc.w	fp, r1, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	e9c3 ab00 	strd	sl, fp, [r3]

    //next look to the left of the peak. walk backward until the slope begins increasing
    uint8_t pos_slope_ind = peak_ind;
 80017ca:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80017ce:	77bb      	strb	r3, [r7, #30]
    loop_limit    = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017d4:	e008      	b.n	80017e8 <get_autocorr_peak_stats+0xa8>
        *pos_slope_count = *pos_slope_count + 1;
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	3301      	adds	r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	701a      	strb	r2, [r3, #0]
        pos_slope_ind    = pos_slope_ind - 1;
 80017e2:	7fbb      	ldrb	r3, [r7, #30]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	77bb      	strb	r3, [r7, #30]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80017e8:	7fbb      	ldrb	r3, [r7, #30]
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	697a      	ldr	r2, [r7, #20]
 80017ee:	4413      	add	r3, r2
 80017f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017f4:	7fbb      	ldrb	r3, [r7, #30]
 80017f6:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80017fa:	3b01      	subs	r3, #1
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	4413      	add	r3, r2
 8001802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001806:	1a84      	subs	r4, r0, r2
 8001808:	eb61 0503 	sbc.w	r5, r1, r3
 800180c:	2c01      	cmp	r4, #1
 800180e:	f175 0300 	sbcs.w	r3, r5, #0
 8001812:	db04      	blt.n	800181e <get_autocorr_peak_stats+0xde>
 8001814:	7fbb      	ldrb	r3, [r7, #30]
 8001816:	b29b      	uxth	r3, r3
 8001818:	8bba      	ldrh	r2, [r7, #28]
 800181a:	429a      	cmp	r2, r3
 800181c:	d3db      	bcc.n	80017d6 <get_autocorr_peak_stats+0x96>
    }

    //get the delta amplitude between the peak and the left trough
    *delta_amplitude_left = autocorr_buff[peak_ind] - autocorr_buff[pos_slope_ind];
 800181e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	4413      	add	r3, r2
 8001828:	e9d3 0100 	ldrd	r0, r1, [r3]
 800182c:	7fbb      	ldrb	r3, [r7, #30]
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	4413      	add	r3, r2
 8001834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001838:	ebb0 0802 	subs.w	r8, r0, r2
 800183c:	eb61 0903 	sbc.w	r9, r1, r3
 8001840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001842:	e9c3 8900 	strd	r8, r9, [r3]
}
 8001846:	bf00      	nop
 8001848:	3720      	adds	r7, #32
 800184a:	46bd      	mov	sp, r7
 800184c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001850:	4770      	bx	lr

08001852 <get_precise_peakind>:


//use the original autocorrelation signal to hone in on the
//exact peak index. this corresponds to the point where the points to the
//left and right are less than the current point
static uint8_t get_precise_peakind(int64_t *autocorr_buff, uint8_t peak_ind) {
 8001852:	b480      	push	{r7}
 8001854:	b085      	sub	sp, #20
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	70fb      	strb	r3, [r7, #3]
    uint8_t loop_limit = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	73fb      	strb	r3, [r7, #15]
    if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1])) {
 8001862:	78fb      	ldrb	r3, [r7, #3]
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	78f9      	ldrb	r1, [r7, #3]
 8001870:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001874:	3901      	subs	r1, #1
 8001876:	00c9      	lsls	r1, r1, #3
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	4401      	add	r1, r0
 800187c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001880:	4290      	cmp	r0, r2
 8001882:	eb71 0303 	sbcs.w	r3, r1, r3
 8001886:	da11      	bge.n	80018ac <get_precise_peakind+0x5a>
 8001888:	78fb      	ldrb	r3, [r7, #3]
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	4413      	add	r3, r2
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	78f9      	ldrb	r1, [r7, #3]
 8001896:	3101      	adds	r1, #1
 8001898:	00c9      	lsls	r1, r1, #3
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	4401      	add	r1, r0
 800189e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018a2:	4290      	cmp	r0, r2
 80018a4:	eb71 0303 	sbcs.w	r3, r1, r3
 80018a8:	f2c0 8087 	blt.w	80019ba <get_precise_peakind+0x168>
        //peak_ind is perfectly set at the peak. nothing to do
    }
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b8:	78f9      	ldrb	r1, [r7, #3]
 80018ba:	3101      	adds	r1, #1
 80018bc:	00c9      	lsls	r1, r1, #3
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	4401      	add	r1, r0
 80018c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018c6:	4290      	cmp	r0, r2
 80018c8:	eb71 0303 	sbcs.w	r3, r1, r3
 80018cc:	da43      	bge.n	8001956 <get_precise_peakind+0x104>
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80018e0:	3b01      	subs	r3, #1
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	4413      	add	r3, r2
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	4290      	cmp	r0, r2
 80018ee:	eb71 0303 	sbcs.w	r3, r1, r3
 80018f2:	da30      	bge.n	8001956 <get_precise_peakind+0x104>
        //peak is to the left. keep moving in that direction
        loop_limit = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 80018f8:	e005      	b.n	8001906 <get_precise_peakind+0xb4>
            peak_ind = peak_ind - 1;
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	3301      	adds	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001906:	78fb      	ldrb	r3, [r7, #3]
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001912:	78f9      	ldrb	r1, [r7, #3]
 8001914:	3101      	adds	r1, #1
 8001916:	00c9      	lsls	r1, r1, #3
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	4401      	add	r1, r0
 800191c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001920:	4290      	cmp	r0, r2
 8001922:	eb71 0303 	sbcs.w	r3, r1, r3
 8001926:	da47      	bge.n	80019b8 <get_precise_peakind+0x166>
 8001928:	78fb      	ldrb	r3, [r7, #3]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	4413      	add	r3, r2
 8001930:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001934:	78fb      	ldrb	r3, [r7, #3]
 8001936:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800193a:	3b01      	subs	r3, #1
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	4290      	cmp	r0, r2
 8001948:	eb71 0303 	sbcs.w	r3, r1, r3
 800194c:	da34      	bge.n	80019b8 <get_precise_peakind+0x166>
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	2b09      	cmp	r3, #9
 8001952:	d9d2      	bls.n	80018fa <get_precise_peakind+0xa8>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 8001954:	e030      	b.n	80019b8 <get_precise_peakind+0x166>
        }
    }
    else {
        //peak is to the right. keep moving in that direction
        loop_limit = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 800195a:	e005      	b.n	8001968 <get_precise_peakind+0x116>
            peak_ind = peak_ind + 1;
 800195c:	78fb      	ldrb	r3, [r7, #3]
 800195e:	3301      	adds	r3, #1
 8001960:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	3301      	adds	r3, #1
 8001966:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 8001968:	78fb      	ldrb	r3, [r7, #3]
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	78f9      	ldrb	r1, [r7, #3]
 8001976:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800197a:	3901      	subs	r1, #1
 800197c:	00c9      	lsls	r1, r1, #3
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	4401      	add	r1, r0
 8001982:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001986:	4290      	cmp	r0, r2
 8001988:	eb71 0303 	sbcs.w	r3, r1, r3
 800198c:	da15      	bge.n	80019ba <get_precise_peakind+0x168>
 800198e:	78fb      	ldrb	r3, [r7, #3]
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	e9d3 0100 	ldrd	r0, r1, [r3]
 800199a:	78fb      	ldrb	r3, [r7, #3]
 800199c:	3301      	adds	r3, #1
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	4290      	cmp	r0, r2
 80019aa:	eb71 0303 	sbcs.w	r3, r1, r3
 80019ae:	da04      	bge.n	80019ba <get_precise_peakind+0x168>
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	2b09      	cmp	r3, #9
 80019b4:	d9d2      	bls.n	800195c <get_precise_peakind+0x10a>
 80019b6:	e000      	b.n	80019ba <get_precise_peakind+0x168>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80019b8:	bf00      	nop
        }
    }
    return peak_ind;
 80019ba:	78fb      	ldrb	r3, [r7, #3]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <derivative>:


//calculate deriviative via FIR filter
static void derivative(int64_t *autocorr_buff, int64_t *deriv) {
 80019c8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]

    uint8_t n          = 0;
 80019d4:	2100      	movs	r1, #0
 80019d6:	75f9      	strb	r1, [r7, #23]
    uint8_t i          = 0;
 80019d8:	2100      	movs	r1, #0
 80019da:	75b9      	strb	r1, [r7, #22]
    int64_t temp_deriv = 0;
 80019dc:	f04f 0000 	mov.w	r0, #0
 80019e0:	f04f 0100 	mov.w	r1, #0
 80019e4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 80019e8:	2100      	movs	r1, #0
 80019ea:	75f9      	strb	r1, [r7, #23]
 80019ec:	e03e      	b.n	8001a6c <derivative+0xa4>
        temp_deriv = 0;
 80019ee:	f04f 0000 	mov.w	r0, #0
 80019f2:	f04f 0100 	mov.w	r1, #0
 80019f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 80019fa:	2100      	movs	r1, #0
 80019fc:	75b9      	strb	r1, [r7, #22]
 80019fe:	e027      	b.n	8001a50 <derivative+0x88>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001a00:	7df8      	ldrb	r0, [r7, #23]
 8001a02:	7db9      	ldrb	r1, [r7, #22]
 8001a04:	1a41      	subs	r1, r0, r1
 8001a06:	2900      	cmp	r1, #0
 8001a08:	db1f      	blt.n	8001a4a <derivative+0x82>
                temp_deriv += deriv_coeffs[i]*autocorr_buff[n-i];
 8001a0a:	7db9      	ldrb	r1, [r7, #22]
 8001a0c:	481c      	ldr	r0, [pc, #112]	; (8001a80 <derivative+0xb8>)
 8001a0e:	5641      	ldrsb	r1, [r0, r1]
 8001a10:	b249      	sxtb	r1, r1
 8001a12:	17c8      	asrs	r0, r1, #31
 8001a14:	460c      	mov	r4, r1
 8001a16:	4605      	mov	r5, r0
 8001a18:	7df8      	ldrb	r0, [r7, #23]
 8001a1a:	7db9      	ldrb	r1, [r7, #22]
 8001a1c:	1a41      	subs	r1, r0, r1
 8001a1e:	00c9      	lsls	r1, r1, #3
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	4401      	add	r1, r0
 8001a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a28:	fb00 fc05 	mul.w	ip, r0, r5
 8001a2c:	fb04 f601 	mul.w	r6, r4, r1
 8001a30:	4466      	add	r6, ip
 8001a32:	fba4 2300 	umull	r2, r3, r4, r0
 8001a36:	18f1      	adds	r1, r6, r3
 8001a38:	460b      	mov	r3, r1
 8001a3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a3e:	eb10 0802 	adds.w	r8, r0, r2
 8001a42:	eb41 0903 	adc.w	r9, r1, r3
 8001a46:	e9c7 8902 	strd	r8, r9, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001a4a:	7db9      	ldrb	r1, [r7, #22]
 8001a4c:	3101      	adds	r1, #1
 8001a4e:	75b9      	strb	r1, [r7, #22]
 8001a50:	7db9      	ldrb	r1, [r7, #22]
 8001a52:	2904      	cmp	r1, #4
 8001a54:	d9d4      	bls.n	8001a00 <derivative+0x38>
            }
        }
        deriv[n] = temp_deriv;
 8001a56:	7df9      	ldrb	r1, [r7, #23]
 8001a58:	00c9      	lsls	r1, r1, #3
 8001a5a:	6838      	ldr	r0, [r7, #0]
 8001a5c:	1846      	adds	r6, r0, r1
 8001a5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a62:	e9c6 0100 	strd	r0, r1, [r6]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 8001a66:	7df9      	ldrb	r1, [r7, #23]
 8001a68:	3101      	adds	r1, #1
 8001a6a:	75f9      	strb	r1, [r7, #23]
 8001a6c:	7df9      	ldrb	r1, [r7, #23]
 8001a6e:	2931      	cmp	r1, #49	; 0x31
 8001a70:	d9bd      	bls.n	80019ee <derivative+0x26>
    }
}
 8001a72:	bf00      	nop
 8001a74:	bf00      	nop
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001a7e:	4770      	bx	lr
 8001a80:	20000000 	.word	0x20000000

08001a84 <autocorr>:


//autocorrelation function
//this takes a lot of computation. there are efficient implementations, but this is more intuitive
static void autocorr(int32_t *lpf, int64_t *autocorr_buff) {
 8001a84:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]

    uint8_t lag;
    uint16_t i;
    int64_t temp_ac;
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001a90:	2100      	movs	r1, #0
 8001a92:	75f9      	strb	r1, [r7, #23]
 8001a94:	e03f      	b.n	8001b16 <autocorr+0x92>
        temp_ac = 0;
 8001a96:	f04f 0000 	mov.w	r0, #0
 8001a9a:	f04f 0100 	mov.w	r1, #0
 8001a9e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	82b9      	strh	r1, [r7, #20]
 8001aa6:	e025      	b.n	8001af4 <autocorr+0x70>
            temp_ac += (int64_t)lpf[i]*(int64_t)lpf[i+lag];
 8001aa8:	8ab9      	ldrh	r1, [r7, #20]
 8001aaa:	0089      	lsls	r1, r1, #2
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	4401      	add	r1, r0
 8001ab0:	6809      	ldr	r1, [r1, #0]
 8001ab2:	17c8      	asrs	r0, r1, #31
 8001ab4:	460c      	mov	r4, r1
 8001ab6:	4605      	mov	r5, r0
 8001ab8:	8ab8      	ldrh	r0, [r7, #20]
 8001aba:	7df9      	ldrb	r1, [r7, #23]
 8001abc:	4401      	add	r1, r0
 8001abe:	0089      	lsls	r1, r1, #2
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	4401      	add	r1, r0
 8001ac4:	6809      	ldr	r1, [r1, #0]
 8001ac6:	17c8      	asrs	r0, r1, #31
 8001ac8:	4688      	mov	r8, r1
 8001aca:	4681      	mov	r9, r0
 8001acc:	fb08 f005 	mul.w	r0, r8, r5
 8001ad0:	fb04 f109 	mul.w	r1, r4, r9
 8001ad4:	4401      	add	r1, r0
 8001ad6:	fba4 2308 	umull	r2, r3, r4, r8
 8001ada:	4419      	add	r1, r3
 8001adc:	460b      	mov	r3, r1
 8001ade:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ae2:	eb10 0a02 	adds.w	sl, r0, r2
 8001ae6:	eb41 0b03 	adc.w	fp, r1, r3
 8001aea:	e9c7 ab02 	strd	sl, fp, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001aee:	8ab9      	ldrh	r1, [r7, #20]
 8001af0:	3101      	adds	r1, #1
 8001af2:	82b9      	strh	r1, [r7, #20]
 8001af4:	8ab8      	ldrh	r0, [r7, #20]
 8001af6:	7df9      	ldrb	r1, [r7, #23]
 8001af8:	f1c1 0150 	rsb	r1, r1, #80	; 0x50
 8001afc:	4288      	cmp	r0, r1
 8001afe:	dbd3      	blt.n	8001aa8 <autocorr+0x24>
        }
        autocorr_buff[lag] = temp_ac;
 8001b00:	7df9      	ldrb	r1, [r7, #23]
 8001b02:	00c9      	lsls	r1, r1, #3
 8001b04:	6838      	ldr	r0, [r7, #0]
 8001b06:	1846      	adds	r6, r0, r1
 8001b08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b0c:	e9c6 0100 	strd	r0, r1, [r6]
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001b10:	7df9      	ldrb	r1, [r7, #23]
 8001b12:	3101      	adds	r1, #1
 8001b14:	75f9      	strb	r1, [r7, #23]
 8001b16:	7df9      	ldrb	r1, [r7, #23]
 8001b18:	2931      	cmp	r1, #49	; 0x31
 8001b1a:	d9bc      	bls.n	8001a96 <autocorr+0x12>
    }
}
 8001b1c:	bf00      	nop
 8001b1e:	bf00      	nop
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001b28:	4770      	bx	lr
	...

08001b2c <remove_mean>:


//calculate and remove the mean
static void remove_mean(int32_t *lpf) {
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

    int32_t sum = 0;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
    uint16_t i;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b38:	2300      	movs	r3, #0
 8001b3a:	817b      	strh	r3, [r7, #10]
 8001b3c:	e00a      	b.n	8001b54 <remove_mean+0x28>
        sum += lpf[i];
 8001b3e:	897b      	ldrh	r3, [r7, #10]
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b4e:	897b      	ldrh	r3, [r7, #10]
 8001b50:	3301      	adds	r3, #1
 8001b52:	817b      	strh	r3, [r7, #10]
 8001b54:	897b      	ldrh	r3, [r7, #10]
 8001b56:	2b4f      	cmp	r3, #79	; 0x4f
 8001b58:	d9f1      	bls.n	8001b3e <remove_mean+0x12>
    }
    sum = sum/(NUM_TUPLES);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4a11      	ldr	r2, [pc, #68]	; (8001ba4 <remove_mean+0x78>)
 8001b5e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b62:	1152      	asrs	r2, r2, #5
 8001b64:	17db      	asrs	r3, r3, #31
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	60fb      	str	r3, [r7, #12]

    for (i = 0; i < NUM_TUPLES; i++) {
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	817b      	strh	r3, [r7, #10]
 8001b6e:	e00e      	b.n	8001b8e <remove_mean+0x62>
        lpf[i] = lpf[i] - sum;
 8001b70:	897b      	ldrh	r3, [r7, #10]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	4413      	add	r3, r2
 8001b78:	6819      	ldr	r1, [r3, #0]
 8001b7a:	897b      	ldrh	r3, [r7, #10]
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	1a8a      	subs	r2, r1, r2
 8001b86:	601a      	str	r2, [r3, #0]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001b88:	897b      	ldrh	r3, [r7, #10]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	817b      	strh	r3, [r7, #10]
 8001b8e:	897b      	ldrh	r3, [r7, #10]
 8001b90:	2b4f      	cmp	r3, #79	; 0x4f
 8001b92:	d9ed      	bls.n	8001b70 <remove_mean+0x44>
    }
}
 8001b94:	bf00      	nop
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	66666667 	.word	0x66666667

08001ba8 <lowpassfilt>:


//FIR low pass filter
static void lowpassfilt(uint8_t *mag_sqrt, int32_t *lpf) {
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]

    uint16_t n;
    uint8_t i;
    int32_t temp_lpf;
    for (n = 0; n < NUM_TUPLES; n++) {
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	81fb      	strh	r3, [r7, #14]
 8001bb6:	e028      	b.n	8001c0a <lowpassfilt+0x62>
        temp_lpf = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	737b      	strb	r3, [r7, #13]
 8001bc0:	e017      	b.n	8001bf2 <lowpassfilt+0x4a>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001bc2:	89fa      	ldrh	r2, [r7, #14]
 8001bc4:	7b7b      	ldrb	r3, [r7, #13]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	db0f      	blt.n	8001bec <lowpassfilt+0x44>
                temp_lpf += (int32_t)lpf_coeffs[i]*(int32_t)mag_sqrt[n-i];
 8001bcc:	7b7b      	ldrb	r3, [r7, #13]
 8001bce:	4a14      	ldr	r2, [pc, #80]	; (8001c20 <lowpassfilt+0x78>)
 8001bd0:	56d3      	ldrsb	r3, [r2, r3]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	89fa      	ldrh	r2, [r7, #14]
 8001bd6:	7b7b      	ldrb	r3, [r7, #13]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4413      	add	r3, r2
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	fb01 f303 	mul.w	r3, r1, r3
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	4413      	add	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001bec:	7b7b      	ldrb	r3, [r7, #13]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	737b      	strb	r3, [r7, #13]
 8001bf2:	7b7b      	ldrb	r3, [r7, #13]
 8001bf4:	2b08      	cmp	r3, #8
 8001bf6:	d9e4      	bls.n	8001bc2 <lowpassfilt+0x1a>
            }
        }
        lpf[n] = temp_lpf;
 8001bf8:	89fb      	ldrh	r3, [r7, #14]
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	4413      	add	r3, r2
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	601a      	str	r2, [r3, #0]
    for (n = 0; n < NUM_TUPLES; n++) {
 8001c04:	89fb      	ldrh	r3, [r7, #14]
 8001c06:	3301      	adds	r3, #1
 8001c08:	81fb      	strh	r3, [r7, #14]
 8001c0a:	89fb      	ldrh	r3, [r7, #14]
 8001c0c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c0e:	d9d3      	bls.n	8001bb8 <lowpassfilt+0x10>
    }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	3714      	adds	r7, #20
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	20000008 	.word	0x20000008
 8001c24:	00000000 	.word	0x00000000

08001c28 <count_steps>:


//algorithm interface
uint8_t count_steps(int8_t *data) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08c      	sub	sp, #48	; 0x30
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	6078      	str	r0, [r7, #4]
    //assume data is in the format data = [x1,y1,z1,x2,y2,z2...etc]
    //calculate the magnitude of each of triplet ie temp_mag = [x1^2+y1^2+z1^2]
    //then temp_mag = sqrt(temp_mag)
    uint16_t i;
    uint16_t temp_mag;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001c30:	2300      	movs	r3, #0
 8001c32:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001c34:	e054      	b.n	8001ce0 <count_steps+0xb8>
        temp_mag = (uint16_t)((uint16_t)data[i*3+0]*(uint16_t)data[i*3+0] + (uint16_t)data[i*3+1]*(uint16_t)data[i*3+1] + (uint16_t)data[i*3+2]*(uint16_t)data[i*3+2]);
 8001c36:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	461a      	mov	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4413      	add	r3, r2
 8001c44:	f993 3000 	ldrsb.w	r3, [r3]
 8001c48:	b299      	uxth	r1, r3
 8001c4a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	461a      	mov	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	f993 3000 	ldrsb.w	r3, [r3]
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	fb11 f303 	smulbb	r3, r1, r3
 8001c62:	b299      	uxth	r1, r3
 8001c64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c66:	4613      	mov	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	f993 3000 	ldrsb.w	r3, [r3]
 8001c76:	b298      	uxth	r0, r3
 8001c78:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	3301      	adds	r3, #1
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	f993 3000 	ldrsb.w	r3, [r3]
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	fb10 f303 	smulbb	r3, r0, r3
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	440b      	add	r3, r1
 8001c94:	b299      	uxth	r1, r3
 8001c96:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca8:	b298      	uxth	r0, r3
 8001caa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3302      	adds	r3, #2
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	fb10 f303 	smulbb	r3, r0, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	847b      	strh	r3, [r7, #34]	; 0x22
        mag_sqrt[i] = (uint8_t)SquareRoot(temp_mag);
 8001cc8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff fd03 	bl	80016d6 <SquareRoot>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cd4:	b2d1      	uxtb	r1, r2
 8001cd6:	4a5a      	ldr	r2, [pc, #360]	; (8001e40 <count_steps+0x218>)
 8001cd8:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001cda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cdc:	3301      	adds	r3, #1
 8001cde:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001ce0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ce2:	2b4f      	cmp	r3, #79	; 0x4f
 8001ce4:	d9a7      	bls.n	8001c36 <count_steps+0xe>
    }

    //apply low pass filter to mag_sqrt, result is stored in lpf
    lowpassfilt(mag_sqrt, lpf);
 8001ce6:	4957      	ldr	r1, [pc, #348]	; (8001e44 <count_steps+0x21c>)
 8001ce8:	4855      	ldr	r0, [pc, #340]	; (8001e40 <count_steps+0x218>)
 8001cea:	f7ff ff5d 	bl	8001ba8 <lowpassfilt>

    //remove mean from lpf, store result in lpf
    remove_mean(lpf);
 8001cee:	4855      	ldr	r0, [pc, #340]	; (8001e44 <count_steps+0x21c>)
 8001cf0:	f7ff ff1c 	bl	8001b2c <remove_mean>

    //do the autocorrelation on the lpf buffer, store the result in autocorr_buff
    autocorr(lpf, autocorr_buff);
 8001cf4:	4954      	ldr	r1, [pc, #336]	; (8001e48 <count_steps+0x220>)
 8001cf6:	4853      	ldr	r0, [pc, #332]	; (8001e44 <count_steps+0x21c>)
 8001cf8:	f7ff fec4 	bl	8001a84 <autocorr>

    //get the derivative of the autocorr_buff, store in deriv
    derivative(autocorr_buff, deriv);
 8001cfc:	4953      	ldr	r1, [pc, #332]	; (8001e4c <count_steps+0x224>)
 8001cfe:	4852      	ldr	r0, [pc, #328]	; (8001e48 <count_steps+0x220>)
 8001d00:	f7ff fe62 	bl	80019c8 <derivative>

    //look for first zero crossing where derivative goes from positive to negative. that
    //corresponds to the first positive peak in the autocorrelation. look at two samples
    //instead of just one to maybe reduce the chances of getting tricked by noise
    uint8_t peak_ind = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //start index is set to 8 lags, which corresponds to a walking rate of 2.5Hz @20Hz sampling rate. its probably
    //running if its faster than this
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d0a:	2308      	movs	r3, #8
 8001d0c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d0e:	e02f      	b.n	8001d70 <count_steps+0x148>
        if ((deriv[i] > 0) && (deriv[i-1] > 0) && (deriv[i-2] < 0) && (deriv[i-3] < 0)) {
 8001d10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d12:	4a4e      	ldr	r2, [pc, #312]	; (8001e4c <count_steps+0x224>)
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4413      	add	r3, r2
 8001d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1c:	2a01      	cmp	r2, #1
 8001d1e:	f173 0300 	sbcs.w	r3, r3, #0
 8001d22:	db22      	blt.n	8001d6a <count_steps+0x142>
 8001d24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d26:	3b01      	subs	r3, #1
 8001d28:	4a48      	ldr	r2, [pc, #288]	; (8001e4c <count_steps+0x224>)
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d32:	2a01      	cmp	r2, #1
 8001d34:	f173 0300 	sbcs.w	r3, r3, #0
 8001d38:	db17      	blt.n	8001d6a <count_steps+0x142>
 8001d3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d3c:	3b02      	subs	r3, #2
 8001d3e:	4a43      	ldr	r2, [pc, #268]	; (8001e4c <count_steps+0x224>)
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	da0e      	bge.n	8001d6a <count_steps+0x142>
 8001d4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d4e:	3b03      	subs	r3, #3
 8001d50:	4a3e      	ldr	r2, [pc, #248]	; (8001e4c <count_steps+0x224>)
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	da05      	bge.n	8001d6a <count_steps+0x142>
            peak_ind = i-1;
 8001d5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	3b01      	subs	r3, #1
 8001d64:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
            break;
 8001d68:	e005      	b.n	8001d76 <count_steps+0x14e>
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001d6a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001d70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d72:	2b31      	cmp	r3, #49	; 0x31
 8001d74:	d9cc      	bls.n	8001d10 <count_steps+0xe8>
        }
    }

    //hone in on the exact peak index
    peak_ind = get_precise_peakind(autocorr_buff, peak_ind);
 8001d76:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4832      	ldr	r0, [pc, #200]	; (8001e48 <count_steps+0x220>)
 8001d7e:	f7ff fd68 	bl	8001852 <get_precise_peakind>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //printf("peak ind: %i\n", peak_ind);

    //get autocorrelation peak stats
    uint8_t neg_slope_count = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    int64_t delta_amplitude_right = 0;
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint8_t pos_slope_count = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	75fb      	strb	r3, [r7, #23]
    int64_t delta_amplitude_left = 0;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    get_autocorr_peak_stats(autocorr_buff, &neg_slope_count, &delta_amplitude_right, &pos_slope_count, &delta_amplitude_left, peak_ind);
 8001daa:	f107 0017 	add.w	r0, r7, #23
 8001dae:	f107 0218 	add.w	r2, r7, #24
 8001db2:	f107 0121 	add.w	r1, r7, #33	; 0x21
 8001db6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	f107 0308 	add.w	r3, r7, #8
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4820      	ldr	r0, [pc, #128]	; (8001e48 <count_steps+0x220>)
 8001dc6:	f7ff fcbb 	bl	8001740 <get_autocorr_peak_stats>

    //now check the conditions to see if it was a real peak or not, and if so, calculate the number of steps
    uint8_t num_steps = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    if ((pos_slope_count > AUTOCORR_MIN_HALF_LEN) && (neg_slope_count > AUTOCORR_MIN_HALF_LEN) && (delta_amplitude_right > AUTOCORR_DELTA_AMPLITUDE_THRESH) && (delta_amplitude_left > AUTOCORR_DELTA_AMPLITUDE_THRESH)) {
 8001dd0:	7dfb      	ldrb	r3, [r7, #23]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d927      	bls.n	8001e26 <count_steps+0x1fe>
 8001dd6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d923      	bls.n	8001e26 <count_steps+0x1fe>
 8001dde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe fbe3 	bl	80005b0 <__aeabi_l2d>
 8001dea:	a313      	add	r3, pc, #76	; (adr r3, 8001e38 <count_steps+0x210>)
 8001dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df0:	f7fe fe9c 	bl	8000b2c <__aeabi_dcmpgt>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d015      	beq.n	8001e26 <count_steps+0x1fe>
 8001dfa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f7fe fbd5 	bl	80005b0 <__aeabi_l2d>
 8001e06:	a30c      	add	r3, pc, #48	; (adr r3, 8001e38 <count_steps+0x210>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	f7fe fe8e 	bl	8000b2c <__aeabi_dcmpgt>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d007      	beq.n	8001e26 <count_steps+0x1fe>
        //the period is peak_ind/sampling_rate seconds. that corresponds to a frequency of 1/period
        //with the frequency known, and the number of seconds is 4 seconds, you can then find out the number of steps
        num_steps = (SAMPLING_RATE*WINDOW_LENGTH)/peak_ind;
 8001e16:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e1a:	2250      	movs	r2, #80	; 0x50
 8001e1c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e20:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001e24:	e002      	b.n	8001e2c <count_steps+0x204>
    } else {
        //not a valid autocorrelation peak
        num_steps = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    }

    //printf("num steps: %i\n", num_steps);
    return num_steps;
 8001e2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3728      	adds	r7, #40	; 0x28
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	00000000 	.word	0x00000000
 8001e3c:	41bdcd65 	.word	0x41bdcd65
 8001e40:	20000224 	.word	0x20000224
 8001e44:	20000274 	.word	0x20000274
 8001e48:	200003b8 	.word	0x200003b8
 8001e4c:	20000548 	.word	0x20000548

08001e50 <lis3dh_init>:

#define I2C_READ_BIT   (1)
#define I2C_WRITE_BIT  (0)
#define TIMEOUT_MS     (50)

HAL_StatusTypeDef lis3dh_init(lis3dh_t *lis3dh, I2C_HandleTypeDef *i2c, uint8_t *buf, uint16_t bufsize) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	lis3dh->i2c = i2c;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	68ba      	ldr	r2, [r7, #8]
 8001e62:	601a      	str	r2, [r3, #0]
	lis3dh->i2c_addr = LIS3DH_ADDR << 1;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2230      	movs	r2, #48	; 0x30
 8001e68:	809a      	strh	r2, [r3, #4]
	lis3dh->buf = buf;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	61da      	str	r2, [r3, #28]
	lis3dh->bufsize = bufsize;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	887a      	ldrh	r2, [r7, #2]
 8001e74:	831a      	strh	r2, [r3, #24]

	/* Let device wake up. */
	HAL_Delay(LID3DH_POWER_UP_MS);
 8001e76:	200a      	movs	r0, #10
 8001e78:	f001 faa2 	bl	80033c0 <HAL_Delay>

	status = HAL_I2C_IsDeviceReady(lis3dh->i2c, lis3dh->i2c_addr, 1, TIMEOUT_MS);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6818      	ldr	r0, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	8899      	ldrh	r1, [r3, #4]
 8001e84:	2332      	movs	r3, #50	; 0x32
 8001e86:	2201      	movs	r2, #1
 8001e88:	f002 f8bc 	bl	8004004 <HAL_I2C_IsDeviceReady>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <lis3dh_init+0x4a>
 8001e96:	7dfb      	ldrb	r3, [r7, #23]
 8001e98:	e032      	b.n	8001f00 <lis3dh_init+0xb0>

    /* Confirm the device identifies itself as expected. */
	status = lis3dh_read(lis3dh, REG_WHO_AM_I, 1);
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	210f      	movs	r1, #15
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f000 f850 	bl	8001f44 <lis3dh_read>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ea8:	7dfb      	ldrb	r3, [r7, #23]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <lis3dh_init+0x62>
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
 8001eb0:	e026      	b.n	8001f00 <lis3dh_init+0xb0>
	if (lis3dh->buf[0] != LIS3DH_DEVICE_ID) return HAL_ERROR;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b33      	cmp	r3, #51	; 0x33
 8001eba:	d001      	beq.n	8001ec0 <lis3dh_init+0x70>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e01f      	b.n	8001f00 <lis3dh_init+0xb0>

	// Set power mode to operational; Enable all axes; Normal operation.
	status = lis3dh_write(lis3dh, REG_CTRL_REG1, DATA_RATE_NORM_1kHz344 | 0x07);
 8001ec0:	2297      	movs	r2, #151	; 0x97
 8001ec2:	2120      	movs	r1, #32
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f000 f864 	bl	8001f92 <lis3dh_write>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ece:	7dfb      	ldrb	r3, [r7, #23]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <lis3dh_init+0x88>
 8001ed4:	7dfb      	ldrb	r3, [r7, #23]
 8001ed6:	e013      	b.n	8001f00 <lis3dh_init+0xb0>

	// High resolution; BDU enabled.
	status = lis3dh_write(lis3dh, REG_CTRL_REG4, 0x88);
 8001ed8:	2288      	movs	r2, #136	; 0x88
 8001eda:	2123      	movs	r1, #35	; 0x23
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f000 f858 	bl	8001f92 <lis3dh_write>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <lis3dh_init+0xa0>
 8001eec:	7dfb      	ldrb	r3, [r7, #23]
 8001eee:	e007      	b.n	8001f00 <lis3dh_init+0xb0>

	// Enable temp sensor.
	status = lis3dh_write(lis3dh, REG_TEMP_CFG_REG, 0x80);
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	211f      	movs	r1, #31
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f000 f84c 	bl	8001f92 <lis3dh_write>
 8001efa:	4603      	mov	r3, r0
 8001efc:	75fb      	strb	r3, [r7, #23]
	return status;
 8001efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <lis3dh_xyz_available>:

bool lis3dh_xyz_available(lis3dh_t *lis3dh) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	/*
	 * Read STATUS_REG bit 2 (ZYXDA): New X, Y, Z data available.
	 */
	HAL_StatusTypeDef status;
	status = lis3dh_read(lis3dh, REG_STATUS_REG, 1);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2127      	movs	r1, #39	; 0x27
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f815 	bl	8001f44 <lis3dh_read>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return false;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <lis3dh_xyz_available+0x20>
 8001f24:	2300      	movs	r3, #0
 8001f26:	e009      	b.n	8001f3c <lis3dh_xyz_available+0x34>

	return (lis3dh->buf[0] & 2) > 0;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	bfcc      	ite	gt
 8001f36:	2301      	movgt	r3, #1
 8001f38:	2300      	movle	r3, #0
 8001f3a:	b2db      	uxtb	r3, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <lis3dh_read>:

HAL_StatusTypeDef lis3dh_read(lis3dh_t* lis3dh, uint16_t reg, uint16_t bufsize) {
 8001f44:	b590      	push	{r4, r7, lr}
 8001f46:	b087      	sub	sp, #28
 8001f48:	af04      	add	r7, sp, #16
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	807b      	strh	r3, [r7, #2]
 8001f50:	4613      	mov	r3, r2
 8001f52:	803b      	strh	r3, [r7, #0]
	if (bufsize > lis3dh->bufsize) return HAL_ERROR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	8b1b      	ldrh	r3, [r3, #24]
 8001f58:	883a      	ldrh	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d901      	bls.n	8001f62 <lis3dh_read+0x1e>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e013      	b.n	8001f8a <lis3dh_read+0x46>

	return HAL_I2C_Mem_Read(lis3dh->i2c, lis3dh->i2c_addr | I2C_READ_BIT, reg, 1, lis3dh->buf, bufsize, TIMEOUT_MS);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6818      	ldr	r0, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	889b      	ldrh	r3, [r3, #4]
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	b299      	uxth	r1, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	887c      	ldrh	r4, [r7, #2]
 8001f76:	2232      	movs	r2, #50	; 0x32
 8001f78:	9202      	str	r2, [sp, #8]
 8001f7a:	883a      	ldrh	r2, [r7, #0]
 8001f7c:	9201      	str	r2, [sp, #4]
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	2301      	movs	r3, #1
 8001f82:	4622      	mov	r2, r4
 8001f84:	f001 ff24 	bl	8003dd0 <HAL_I2C_Mem_Read>
 8001f88:	4603      	mov	r3, r0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd90      	pop	{r4, r7, pc}

08001f92 <lis3dh_write>:

HAL_StatusTypeDef lis3dh_write(lis3dh_t* lis3dh, uint16_t reg, uint8_t data) {
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af04      	add	r7, sp, #16
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	807b      	strh	r3, [r7, #2]
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(lis3dh->i2c, lis3dh->i2c_addr, reg, 1, &data, 1, TIMEOUT_MS);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6818      	ldr	r0, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	8899      	ldrh	r1, [r3, #4]
 8001faa:	887a      	ldrh	r2, [r7, #2]
 8001fac:	2332      	movs	r3, #50	; 0x32
 8001fae:	9302      	str	r3, [sp, #8]
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	9301      	str	r3, [sp, #4]
 8001fb4:	1c7b      	adds	r3, r7, #1
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	2301      	movs	r3, #1
 8001fba:	f001 fdf5 	bl	8003ba8 <HAL_I2C_Mem_Write>
 8001fbe:	4603      	mov	r3, r0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <lis3dh_get_xyz>:

HAL_StatusTypeDef lis3dh_get_xyz(lis3dh_t* lis3dh) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af04      	add	r7, sp, #16
 8001fce:	6078      	str	r0, [r7, #4]
	if (lis3dh->bufsize < 6) return HAL_ERROR;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	8b1b      	ldrh	r3, [r3, #24]
 8001fd4:	2b05      	cmp	r3, #5
 8001fd6:	d801      	bhi.n	8001fdc <lis3dh_get_xyz+0x14>
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e04b      	b.n	8002074 <lis3dh_get_xyz+0xac>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
			lis3dh->i2c,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6818      	ldr	r0, [r3, #0]
			lis3dh->i2c_addr | I2C_READ_BIT,
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	889b      	ldrh	r3, [r3, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	b299      	uxth	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	2232      	movs	r2, #50	; 0x32
 8001ff0:	9202      	str	r2, [sp, #8]
 8001ff2:	2206      	movs	r2, #6
 8001ff4:	9201      	str	r2, [sp, #4]
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	22a8      	movs	r2, #168	; 0xa8
 8001ffc:	f001 fee8 	bl	8003dd0 <HAL_I2C_Mem_Read>
 8002000:	4603      	mov	r3, r0
 8002002:	73fb      	strb	r3, [r7, #15]
			1,
			lis3dh->buf,
			6,
			TIMEOUT_MS);

	if (status != HAL_OK) {
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00d      	beq.n	8002026 <lis3dh_get_xyz+0x5e>
		lis3dh->x = -1;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002010:	609a      	str	r2, [r3, #8]
		lis3dh->y = -1;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002018:	60da      	str	r2, [r3, #12]
		lis3dh->z = -1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002020:	611a      	str	r2, [r3, #16]
		return status;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	e026      	b.n	8002074 <lis3dh_get_xyz+0xac>
	}

	lis3dh->x = (int) (((int8_t) lis3dh->buf[1]) << 8) | lis3dh->buf[0];
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69db      	ldr	r3, [r3, #28]
 800202a:	3301      	adds	r3, #1
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	b25b      	sxtb	r3, r3
 8002030:	021b      	lsls	r3, r3, #8
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	69d2      	ldr	r2, [r2, #28]
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	609a      	str	r2, [r3, #8]
	lis3dh->y = (int) (((int8_t) lis3dh->buf[3]) << 8) | lis3dh->buf[2];
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	3303      	adds	r3, #3
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	b25b      	sxtb	r3, r3
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	69d2      	ldr	r2, [r2, #28]
 800204e:	3202      	adds	r2, #2
 8002050:	7812      	ldrb	r2, [r2, #0]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	60da      	str	r2, [r3, #12]
	lis3dh->z = (int) (((int8_t) lis3dh->buf[5]) << 8) | lis3dh->buf[4];
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	3305      	adds	r3, #5
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	b25b      	sxtb	r3, r3
 8002062:	021b      	lsls	r3, r3, #8
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	69d2      	ldr	r2, [r2, #28]
 8002068:	3204      	adds	r2, #4
 800206a:	7812      	ldrb	r2, [r2, #0]
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	611a      	str	r2, [r3, #16]

	return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <HAL_UART_RxCpltCallback>:
double pre_lat = 0;
double pre_lon = 0;
double alt = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a30      	ldr	r2, [pc, #192]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d158      	bne.n	800213e <HAL_UART_RxCpltCallback+0xc2>

        nmea_buf[i++] = nmea;
 800208c:	4b2f      	ldr	r3, [pc, #188]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	b2d1      	uxtb	r1, r2
 8002094:	4a2d      	ldr	r2, [pc, #180]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 8002096:	7011      	strb	r1, [r2, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <HAL_UART_RxCpltCallback+0xd4>)
 800209c:	7819      	ldrb	r1, [r3, #0]
 800209e:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 80020a0:	5499      	strb	r1, [r3, r2]

        if (nmea == '\n' || i >= sizeof(nmea_buf) - 1) {
 80020a2:	4b2b      	ldr	r3, [pc, #172]	; (8002150 <HAL_UART_RxCpltCallback+0xd4>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b0a      	cmp	r3, #10
 80020a8:	d003      	beq.n	80020b2 <HAL_UART_RxCpltCallback+0x36>
 80020aa:	4b28      	ldr	r3, [pc, #160]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2bff      	cmp	r3, #255	; 0xff
 80020b0:	d140      	bne.n	8002134 <HAL_UART_RxCpltCallback+0xb8>
        	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80020b2:	2102      	movs	r1, #2
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b8:	f001 fcc0 	bl	8003a3c <HAL_GPIO_TogglePin>
        	if(nmea_buf[3]=='G' && nmea_buf[4]=='G' && nmea_buf[5] == 'A')
 80020bc:	4b25      	ldr	r3, [pc, #148]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 80020be:	78db      	ldrb	r3, [r3, #3]
 80020c0:	2b47      	cmp	r3, #71	; 0x47
 80020c2:	d12e      	bne.n	8002122 <HAL_UART_RxCpltCallback+0xa6>
 80020c4:	4b23      	ldr	r3, [pc, #140]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 80020c6:	791b      	ldrb	r3, [r3, #4]
 80020c8:	2b47      	cmp	r3, #71	; 0x47
 80020ca:	d12a      	bne.n	8002122 <HAL_UART_RxCpltCallback+0xa6>
 80020cc:	4b21      	ldr	r3, [pc, #132]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 80020ce:	795b      	ldrb	r3, [r3, #5]
 80020d0:	2b41      	cmp	r3, #65	; 0x41
 80020d2:	d126      	bne.n	8002122 <HAL_UART_RxCpltCallback+0xa6>
        	{
        		memcpy(nmea_gga, nmea_buf, 256);
 80020d4:	4a20      	ldr	r2, [pc, #128]	; (8002158 <HAL_UART_RxCpltCallback+0xdc>)
 80020d6:	4b1f      	ldr	r3, [pc, #124]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 80020d8:	4610      	mov	r0, r2
 80020da:	4619      	mov	r1, r3
 80020dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020e0:	461a      	mov	r2, r3
 80020e2:	f006 fba3 	bl	800882c <memcpy>
        		cur_lat = get_lat(nmea_gga);
 80020e6:	481c      	ldr	r0, [pc, #112]	; (8002158 <HAL_UART_RxCpltCallback+0xdc>)
 80020e8:	f7fe ff8c 	bl	8001004 <get_lat>
 80020ec:	eeb0 7a40 	vmov.f32	s14, s0
 80020f0:	eef0 7a60 	vmov.f32	s15, s1
 80020f4:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_UART_RxCpltCallback+0xe0>)
 80020f6:	ed83 7b00 	vstr	d7, [r3]
        		cur_lon = get_lon(nmea_gga);
 80020fa:	4817      	ldr	r0, [pc, #92]	; (8002158 <HAL_UART_RxCpltCallback+0xdc>)
 80020fc:	f7fe ffd6 	bl	80010ac <get_lon>
 8002100:	eeb0 7a40 	vmov.f32	s14, s0
 8002104:	eef0 7a60 	vmov.f32	s15, s1
 8002108:	4b15      	ldr	r3, [pc, #84]	; (8002160 <HAL_UART_RxCpltCallback+0xe4>)
 800210a:	ed83 7b00 	vstr	d7, [r3]
        		alt = get_alt(nmea_gga);
 800210e:	4812      	ldr	r0, [pc, #72]	; (8002158 <HAL_UART_RxCpltCallback+0xdc>)
 8002110:	f7ff f820 	bl	8001154 <get_alt>
 8002114:	eeb0 7a40 	vmov.f32	s14, s0
 8002118:	eef0 7a60 	vmov.f32	s15, s1
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <HAL_UART_RxCpltCallback+0xe8>)
 800211e:	ed83 7b00 	vstr	d7, [r3]

        	}

            memset(nmea_buf, 0, sizeof(nmea_buf));
 8002122:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002126:	2100      	movs	r1, #0
 8002128:	480a      	ldr	r0, [pc, #40]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 800212a:	f006 fb47 	bl	80087bc <memset>
            i = 0;
 800212e:	4b07      	ldr	r3, [pc, #28]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
        }

        // Start the next reception
        HAL_UART_Receive_IT(&huart1, &nmea, 1);
 8002134:	2201      	movs	r2, #1
 8002136:	4906      	ldr	r1, [pc, #24]	; (8002150 <HAL_UART_RxCpltCallback+0xd4>)
 8002138:	4803      	ldr	r0, [pc, #12]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 800213a:	f003 fc7b 	bl	8005a34 <HAL_UART_Receive_IT>
    }
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000780 	.word	0x20000780
 800214c:	20000a34 	.word	0x20000a34
 8002150:	20000831 	.word	0x20000831
 8002154:	20000834 	.word	0x20000834
 8002158:	20000934 	.word	0x20000934
 800215c:	20000a38 	.word	0x20000a38
 8002160:	20000a40 	.word	0x20000a40
 8002164:	20000a58 	.word	0x20000a58

08002168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	f5ad 6def 	sub.w	sp, sp, #1912	; 0x778
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002170:	f001 f8b1 	bl	80032d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002174:	f000 fa84 	bl	8002680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002178:	f000 fb88 	bl	800288c <MX_GPIO_Init>
  MX_I2C1_Init();
 800217c:	f000 face 	bl	800271c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002180:	f000 fb0c 	bl	800279c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002184:	f000 fb4a 	bl	800281c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char buf1[16];
    //char buf2[16];
  /* USER CODE END 2 */
  status = lis3dh_init(&lis3dh, &hi2c1, xyz_buf, 6);
 8002188:	2306      	movs	r3, #6
 800218a:	4a95      	ldr	r2, [pc, #596]	; (80023e0 <main+0x278>)
 800218c:	4995      	ldr	r1, [pc, #596]	; (80023e4 <main+0x27c>)
 800218e:	4896      	ldr	r0, [pc, #600]	; (80023e8 <main+0x280>)
 8002190:	f7ff fe5e 	bl	8001e50 <lis3dh_init>
 8002194:	4603      	mov	r3, r0
 8002196:	461a      	mov	r2, r3
 8002198:	4b94      	ldr	r3, [pc, #592]	; (80023ec <main+0x284>)
 800219a:	701a      	strb	r2, [r3, #0]
          	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
            // Unable to communicate with device!
  }


  char message[64] = "Starting Up";
 800219c:	4a94      	ldr	r2, [pc, #592]	; (80023f0 <main+0x288>)
 800219e:	f207 63fc 	addw	r3, r7, #1788	; 0x6fc
 80021a2:	6810      	ldr	r0, [r2, #0]
 80021a4:	6851      	ldr	r1, [r2, #4]
 80021a6:	6892      	ldr	r2, [r2, #8]
 80021a8:	c307      	stmia	r3!, {r0, r1, r2}
 80021aa:	f507 63e1 	add.w	r3, r7, #1800	; 0x708
 80021ae:	2234      	movs	r2, #52	; 0x34
 80021b0:	2100      	movs	r1, #0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f006 fb02 	bl	80087bc <memset>
  //ssd1306_TestAll();
  ssd1306_Init();
 80021b8:	f000 fc20 	bl	80029fc <ssd1306_Init>
  ssd1306_Fill(Black);
 80021bc:	2000      	movs	r0, #0
 80021be:	f000 fc93 	bl	8002ae8 <ssd1306_Fill>
  ssd1306_SetCursor(2,0);
 80021c2:	2100      	movs	r1, #0
 80021c4:	2002      	movs	r0, #2
 80021c6:	f000 fde9 	bl	8002d9c <ssd1306_SetCursor>
  ssd1306_WriteString(message, Font_11x18, White);
 80021ca:	4a8a      	ldr	r2, [pc, #552]	; (80023f4 <main+0x28c>)
 80021cc:	f207 60fc 	addw	r0, r7, #1788	; 0x6fc
 80021d0:	2301      	movs	r3, #1
 80021d2:	ca06      	ldmia	r2, {r1, r2}
 80021d4:	f000 fdbc 	bl	8002d50 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80021d8:	f000 fcaa 	bl	8002b30 <ssd1306_UpdateScreen>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
            uint16_t  num_steps  = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8a7 3776 	strh.w	r3, [r7, #1910]	; 0x776
            float total_distance = 0;
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	f507 62ee 	add.w	r2, r7, #1904	; 0x770
 80021ea:	6013      	str	r3, [r2, #0]
            float new_distance;
            float miles;
            //char buf[20];
            HAL_UART_Receive_IT(&huart1, &nmea, 1);
 80021ec:	2201      	movs	r2, #1
 80021ee:	4982      	ldr	r1, [pc, #520]	; (80023f8 <main+0x290>)
 80021f0:	4882      	ldr	r0, [pc, #520]	; (80023fc <main+0x294>)
 80021f2:	f003 fc1f 	bl	8005a34 <HAL_UART_Receive_IT>
            while (1)
            {
            	//hold the data from the CSV file in a fifo-like data structure where the accelerometer data looks like
				//[x1,y1,z1,x2,y2,z2...x400,y400,z400]
				int8_t acc[NUM_SAMPLES*3] = {0};
 80021f6:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 80021fa:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	3304      	adds	r3, #4
 8002204:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8002208:	2100      	movs	r1, #0
 800220a:	4618      	mov	r0, r3
 800220c:	f006 fad6 	bl	80087bc <memset>
				uint16_t i    = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
				float    temp = 0;
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	f507 62ed 	add.w	r2, r7, #1896	; 0x768
 800221e:	6013      	str	r3, [r2, #0]
				while(i < NUM_SAMPLES*3) //while data array is being filled
 8002220:	e0b9      	b.n	8002396 <main+0x22e>
				{
					  HAL_Delay(50); //20Hz
 8002222:	2032      	movs	r0, #50	; 0x32
 8002224:	f001 f8cc 	bl	80033c0 <HAL_Delay>
					  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

					//scaling factor to convert the decimal data to int8 integers. calculated in matlab by taking the absolute value of all the data
					//and then calculating the max of that data. then divide that by 127 to get the scaling factor
					  float scale_factor = 55.3293;
 8002228:	4b75      	ldr	r3, [pc, #468]	; (8002400 <main+0x298>)
 800222a:	f507 62eb 	add.w	r2, r7, #1880	; 0x758
 800222e:	6013      	str	r3, [r2, #0]

					  if (lis3dh_xyz_available(&lis3dh)) {
 8002230:	486d      	ldr	r0, [pc, #436]	; (80023e8 <main+0x280>)
 8002232:	f7ff fe69 	bl	8001f08 <lis3dh_xyz_available>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 80ac 	beq.w	8002396 <main+0x22e>
							status = lis3dh_get_xyz(&lis3dh);
 800223e:	486a      	ldr	r0, [pc, #424]	; (80023e8 <main+0x280>)
 8002240:	f7ff fec2 	bl	8001fc8 <lis3dh_get_xyz>
 8002244:	4603      	mov	r3, r0
 8002246:	461a      	mov	r2, r3
 8002248:	4b68      	ldr	r3, [pc, #416]	; (80023ec <main+0x284>)
 800224a:	701a      	strb	r2, [r3, #0]
							float xx = lis3dh.x/ACCEL_DATA_SCALER;
 800224c:	4b66      	ldr	r3, [pc, #408]	; (80023e8 <main+0x280>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	2b00      	cmp	r3, #0
 8002252:	da02      	bge.n	800225a <main+0xf2>
 8002254:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8002258:	333f      	adds	r3, #63	; 0x3f
 800225a:	139b      	asrs	r3, r3, #14
 800225c:	ee07 3a90 	vmov	s15, r3
 8002260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002264:	f207 7354 	addw	r3, r7, #1876	; 0x754
 8002268:	edc3 7a00 	vstr	s15, [r3]
							float yy = lis3dh.y/ACCEL_DATA_SCALER;
 800226c:	4b5e      	ldr	r3, [pc, #376]	; (80023e8 <main+0x280>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b00      	cmp	r3, #0
 8002272:	da02      	bge.n	800227a <main+0x112>
 8002274:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8002278:	333f      	adds	r3, #63	; 0x3f
 800227a:	139b      	asrs	r3, r3, #14
 800227c:	ee07 3a90 	vmov	s15, r3
 8002280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002284:	f507 63ea 	add.w	r3, r7, #1872	; 0x750
 8002288:	edc3 7a00 	vstr	s15, [r3]
							float zz = lis3dh.z/ACCEL_DATA_SCALER;
 800228c:	4b56      	ldr	r3, [pc, #344]	; (80023e8 <main+0x280>)
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	da02      	bge.n	800229a <main+0x132>
 8002294:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8002298:	333f      	adds	r3, #63	; 0x3f
 800229a:	139b      	asrs	r3, r3, #14
 800229c:	ee07 3a90 	vmov	s15, r3
 80022a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a4:	f207 734c 	addw	r3, r7, #1868	; 0x74c
 80022a8:	edc3 7a00 	vstr	s15, [r3]

							temp     = roundf(xx*scale_factor);
 80022ac:	f207 7354 	addw	r3, r7, #1876	; 0x754
 80022b0:	ed93 7a00 	vldr	s14, [r3]
 80022b4:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 80022b8:	edd3 7a00 	vldr	s15, [r3]
 80022bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c0:	eeb0 0a67 	vmov.f32	s0, s15
 80022c4:	f009 f848 	bl	800b358 <roundf>
 80022c8:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 80022cc:	ed83 0a00 	vstr	s0, [r3]
							acc[i++] = (int8_t)temp;
 80022d0:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 80022d4:	1c5a      	adds	r2, r3, #1
 80022d6:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 80022da:	461a      	mov	r2, r3
 80022dc:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 80022e0:	edd3 7a00 	vldr	s15, [r3]
 80022e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022e8:	edc7 7a01 	vstr	s15, [r7, #4]
 80022ec:	793b      	ldrb	r3, [r7, #4]
 80022ee:	b259      	sxtb	r1, r3
 80022f0:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 80022f4:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 80022f8:	5499      	strb	r1, [r3, r2]

							temp     = roundf(yy*scale_factor);
 80022fa:	f507 63ea 	add.w	r3, r7, #1872	; 0x750
 80022fe:	ed93 7a00 	vldr	s14, [r3]
 8002302:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 8002306:	edd3 7a00 	vldr	s15, [r3]
 800230a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230e:	eeb0 0a67 	vmov.f32	s0, s15
 8002312:	f009 f821 	bl	800b358 <roundf>
 8002316:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800231a:	ed83 0a00 	vstr	s0, [r3]
							acc[i++] = (int8_t)temp;
 800231e:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002322:	1c5a      	adds	r2, r3, #1
 8002324:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 8002328:	461a      	mov	r2, r3
 800232a:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800232e:	edd3 7a00 	vldr	s15, [r3]
 8002332:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002336:	edc7 7a01 	vstr	s15, [r7, #4]
 800233a:	793b      	ldrb	r3, [r7, #4]
 800233c:	b259      	sxtb	r1, r3
 800233e:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 8002342:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8002346:	5499      	strb	r1, [r3, r2]

							temp     = roundf(zz*scale_factor);
 8002348:	f207 734c 	addw	r3, r7, #1868	; 0x74c
 800234c:	ed93 7a00 	vldr	s14, [r3]
 8002350:	f507 63eb 	add.w	r3, r7, #1880	; 0x758
 8002354:	edd3 7a00 	vldr	s15, [r3]
 8002358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800235c:	eeb0 0a67 	vmov.f32	s0, s15
 8002360:	f008 fffa 	bl	800b358 <roundf>
 8002364:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 8002368:	ed83 0a00 	vstr	s0, [r3]
							acc[i++] = (int8_t)temp;
 800236c:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002370:	1c5a      	adds	r2, r3, #1
 8002372:	f8a7 276e 	strh.w	r2, [r7, #1902]	; 0x76e
 8002376:	461a      	mov	r2, r3
 8002378:	f507 63ed 	add.w	r3, r7, #1896	; 0x768
 800237c:	edd3 7a00 	vldr	s15, [r3]
 8002380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002384:	edc7 7a01 	vstr	s15, [r7, #4]
 8002388:	793b      	ldrb	r3, [r7, #4]
 800238a:	b259      	sxtb	r1, r3
 800238c:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 8002390:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8002394:	5499      	strb	r1, [r3, r2]
				while(i < NUM_SAMPLES*3) //while data array is being filled
 8002396:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 800239a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800239e:	f4ff af40 	bcc.w	8002222 <main+0xba>
							// You now have raw acceleration of gravity in lis3dh->x, y, and z.

						  }
				  }
				  //pass data to step counting algorithm, 4 seconds at a time (which is the WINDOW_LENGTH). put the data into a temporary buffer each loop
					  int8_t   data[NUM_TUPLES*3] = {0};
 80023a2:	f507 63ef 	add.w	r3, r7, #1912	; 0x778
 80023a6:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	3304      	adds	r3, #4
 80023b0:	22ec      	movs	r2, #236	; 0xec
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f006 fa01 	bl	80087bc <memset>
					  uint8_t  num_segments       = NUM_SAMPLES/(SAMPLING_RATE*WINDOW_LENGTH);
 80023ba:	2306      	movs	r3, #6
 80023bc:	f887 3767 	strb.w	r3, [r7, #1895]	; 0x767
					  uint16_t j                  = 0;
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c

					  for (i = 0; i < num_segments; i++) {
 80023c6:	2300      	movs	r3, #0
 80023c8:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
 80023cc:	e050      	b.n	8002470 <main+0x308>
						  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 80023ce:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 80023d2:	461a      	mov	r2, r3
 80023d4:	0112      	lsls	r2, r2, #4
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c
 80023de:	e02b      	b.n	8002438 <main+0x2d0>
 80023e0:	20000808 	.word	0x20000808
 80023e4:	200006d8 	.word	0x200006d8
 80023e8:	20000810 	.word	0x20000810
 80023ec:	20000830 	.word	0x20000830
 80023f0:	0800cc28 	.word	0x0800cc28
 80023f4:	2000001c 	.word	0x2000001c
 80023f8:	20000831 	.word	0x20000831
 80023fc:	20000780 	.word	0x20000780
 8002400:	425d5134 	.word	0x425d5134
							  data[j-SAMPLING_RATE*WINDOW_LENGTH*i*3] = acc[j];
 8002404:	f8b7 176c 	ldrh.w	r1, [r7, #1900]	; 0x76c
 8002408:	f8b7 076c 	ldrh.w	r0, [r7, #1900]	; 0x76c
 800240c:	f8b7 276e 	ldrh.w	r2, [r7, #1902]	; 0x76e
 8002410:	4613      	mov	r3, r2
 8002412:	0112      	lsls	r2, r2, #4
 8002414:	1a9b      	subs	r3, r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	4403      	add	r3, r0
 800241a:	f507 62ef 	add.w	r2, r7, #1912	; 0x778
 800241e:	f2a2 627c 	subw	r2, r2, #1660	; 0x67c
 8002422:	5651      	ldrsb	r1, [r2, r1]
 8002424:	f507 62ef 	add.w	r2, r7, #1912	; 0x778
 8002428:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
 800242c:	54d1      	strb	r1, [r2, r3]
						  for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 800242e:	f8b7 376c 	ldrh.w	r3, [r7, #1900]	; 0x76c
 8002432:	3301      	adds	r3, #1
 8002434:	f8a7 376c 	strh.w	r3, [r7, #1900]	; 0x76c
 8002438:	f8b7 176c 	ldrh.w	r1, [r7, #1900]	; 0x76c
 800243c:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	011b      	lsls	r3, r3, #4
 800244a:	4299      	cmp	r1, r3
 800244c:	dbda      	blt.n	8002404 <main+0x29c>
						  }
						  num_steps += count_steps(data);
 800244e:	f107 030c 	add.w	r3, r7, #12
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fbe8 	bl	8001c28 <count_steps>
 8002458:	4603      	mov	r3, r0
 800245a:	b29a      	uxth	r2, r3
 800245c:	f8b7 3776 	ldrh.w	r3, [r7, #1910]	; 0x776
 8002460:	4413      	add	r3, r2
 8002462:	f8a7 3776 	strh.w	r3, [r7, #1910]	; 0x776
					  for (i = 0; i < num_segments; i++) {
 8002466:	f8b7 376e 	ldrh.w	r3, [r7, #1902]	; 0x76e
 800246a:	3301      	adds	r3, #1
 800246c:	f8a7 376e 	strh.w	r3, [r7, #1902]	; 0x76e
 8002470:	f897 3767 	ldrb.w	r3, [r7, #1895]	; 0x767
 8002474:	b29b      	uxth	r3, r3
 8002476:	f8b7 276e 	ldrh.w	r2, [r7, #1902]	; 0x76e
 800247a:	429a      	cmp	r2, r3
 800247c:	d3a7      	bcc.n	80023ce <main+0x266>
					  }

					  //printf("num steps: %i\n\r", num_steps);
					  ssd1306_Fill(Black);
 800247e:	2000      	movs	r0, #0
 8002480:	f000 fb32 	bl	8002ae8 <ssd1306_Fill>
					  ssd1306_SetCursor(2,0);
 8002484:	2100      	movs	r1, #0
 8002486:	2002      	movs	r0, #2
 8002488:	f000 fc88 	bl	8002d9c <ssd1306_SetCursor>
					  ssd1306_WriteString("Steps:", Font_11x18, White);
 800248c:	4a70      	ldr	r2, [pc, #448]	; (8002650 <main+0x4e8>)
 800248e:	2301      	movs	r3, #1
 8002490:	ca06      	ldmia	r2, {r1, r2}
 8002492:	4870      	ldr	r0, [pc, #448]	; (8002654 <main+0x4ec>)
 8002494:	f000 fc5c 	bl	8002d50 <ssd1306_WriteString>
					  ssd1306_SetCursor(2,15);
 8002498:	210f      	movs	r1, #15
 800249a:	2002      	movs	r0, #2
 800249c:	f000 fc7e 	bl	8002d9c <ssd1306_SetCursor>
					  ssd1306_WriteString(itoa(num_steps,message,10), Font_11x18, White);
 80024a0:	f8b7 3776 	ldrh.w	r3, [r7, #1910]	; 0x776
 80024a4:	f207 61fc 	addw	r1, r7, #1788	; 0x6fc
 80024a8:	220a      	movs	r2, #10
 80024aa:	4618      	mov	r0, r3
 80024ac:	f004 fd6f 	bl	8006f8e <itoa>
 80024b0:	4a67      	ldr	r2, [pc, #412]	; (8002650 <main+0x4e8>)
 80024b2:	2301      	movs	r3, #1
 80024b4:	ca06      	ldmia	r2, {r1, r2}
 80024b6:	f000 fc4b 	bl	8002d50 <ssd1306_WriteString>
					  ssd1306_SetCursor(2,30);
 80024ba:	211e      	movs	r1, #30
 80024bc:	2002      	movs	r0, #2
 80024be:	f000 fc6d 	bl	8002d9c <ssd1306_SetCursor>
					  ssd1306_WriteString("Distance:", Font_11x18, White);
 80024c2:	4a63      	ldr	r2, [pc, #396]	; (8002650 <main+0x4e8>)
 80024c4:	2301      	movs	r3, #1
 80024c6:	ca06      	ldmia	r2, {r1, r2}
 80024c8:	4863      	ldr	r0, [pc, #396]	; (8002658 <main+0x4f0>)
 80024ca:	f000 fc41 	bl	8002d50 <ssd1306_WriteString>
					  ssd1306_UpdateScreen();
 80024ce:	f000 fb2f 	bl	8002b30 <ssd1306_UpdateScreen>

					  if((pre_lat == 0) && (pre_lon == 0))
 80024d2:	4b62      	ldr	r3, [pc, #392]	; (800265c <main+0x4f4>)
 80024d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024d8:	f04f 0200 	mov.w	r2, #0
 80024dc:	f04f 0300 	mov.w	r3, #0
 80024e0:	f7fe fafc 	bl	8000adc <__aeabi_dcmpeq>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d018      	beq.n	800251c <main+0x3b4>
 80024ea:	4b5d      	ldr	r3, [pc, #372]	; (8002660 <main+0x4f8>)
 80024ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	f7fe faf0 	bl	8000adc <__aeabi_dcmpeq>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00c      	beq.n	800251c <main+0x3b4>
					  {
						  ssd1306_SetCursor(2,50);
 8002502:	2132      	movs	r1, #50	; 0x32
 8002504:	2002      	movs	r0, #2
 8002506:	f000 fc49 	bl	8002d9c <ssd1306_SetCursor>
						  ssd1306_WriteString("Need GPS Lock", Font_7x10, White);
 800250a:	4a56      	ldr	r2, [pc, #344]	; (8002664 <main+0x4fc>)
 800250c:	2301      	movs	r3, #1
 800250e:	ca06      	ldmia	r2, {r1, r2}
 8002510:	4855      	ldr	r0, [pc, #340]	; (8002668 <main+0x500>)
 8002512:	f000 fc1d 	bl	8002d50 <ssd1306_WriteString>
						  ssd1306_UpdateScreen();
 8002516:	f000 fb0b 	bl	8002b30 <ssd1306_UpdateScreen>
 800251a:	e085      	b.n	8002628 <main+0x4c0>
					  }
					  else
					  {
						  new_distance = calculateDistance(pre_lat, pre_lon, cur_lat, cur_lon);
 800251c:	4b4f      	ldr	r3, [pc, #316]	; (800265c <main+0x4f4>)
 800251e:	ed93 7b00 	vldr	d7, [r3]
 8002522:	4b4f      	ldr	r3, [pc, #316]	; (8002660 <main+0x4f8>)
 8002524:	ed93 6b00 	vldr	d6, [r3]
 8002528:	4b50      	ldr	r3, [pc, #320]	; (800266c <main+0x504>)
 800252a:	ed93 5b00 	vldr	d5, [r3]
 800252e:	4b50      	ldr	r3, [pc, #320]	; (8002670 <main+0x508>)
 8002530:	ed93 4b00 	vldr	d4, [r3]
 8002534:	eeb0 3a44 	vmov.f32	s6, s8
 8002538:	eef0 3a64 	vmov.f32	s7, s9
 800253c:	eeb0 2a45 	vmov.f32	s4, s10
 8002540:	eef0 2a65 	vmov.f32	s5, s11
 8002544:	eeb0 1a46 	vmov.f32	s2, s12
 8002548:	eef0 1a66 	vmov.f32	s3, s13
 800254c:	eeb0 0a47 	vmov.f32	s0, s14
 8002550:	eef0 0a67 	vmov.f32	s1, s15
 8002554:	f7fe febc 	bl	80012d0 <calculateDistance>
 8002558:	ec53 2b10 	vmov	r2, r3, d0
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f7fe fb4c 	bl	8000bfc <__aeabi_d2f>
 8002564:	4603      	mov	r3, r0
 8002566:	f507 62ec 	add.w	r2, r7, #1888	; 0x760
 800256a:	6013      	str	r3, [r2, #0]
						  if (new_distance > MIN_GPS_DISTANCE){
 800256c:	f507 63ec 	add.w	r3, r7, #1888	; 0x760
 8002570:	edd3 7a00 	vldr	s15, [r3]
 8002574:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	dd0d      	ble.n	800259e <main+0x436>
							  total_distance += new_distance;
 8002582:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 8002586:	ed93 7a00 	vldr	s14, [r3]
 800258a:	f507 63ec 	add.w	r3, r7, #1888	; 0x760
 800258e:	edd3 7a00 	vldr	s15, [r3]
 8002592:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002596:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 800259a:	edc3 7a00 	vstr	s15, [r3]
						  }
						  if (total_distance < 400)
 800259e:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025a2:	edd3 7a00 	vldr	s15, [r3]
 80025a6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8002674 <main+0x50c>
 80025aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b2:	d50c      	bpl.n	80025ce <main+0x466>
						  {
							  sprintf(buf1,"%0.2f meters",total_distance);
 80025b4:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	f7fd ffcf 	bl	800055c <__aeabi_f2d>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 80025c6:	492c      	ldr	r1, [pc, #176]	; (8002678 <main+0x510>)
 80025c8:	f005 f94a 	bl	8007860 <siprintf>
 80025cc:	e01f      	b.n	800260e <main+0x4a6>
						  }
						  else{
							  miles = total_distance / METERS_TO_MILES;
 80025ce:	f507 63ee 	add.w	r3, r7, #1904	; 0x770
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	f7fd ffc2 	bl	800055c <__aeabi_f2d>
 80025d8:	a31b      	add	r3, pc, #108	; (adr r3, 8002648 <main+0x4e0>)
 80025da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025de:	f7fe f93f 	bl	8000860 <__aeabi_ddiv>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fb07 	bl	8000bfc <__aeabi_d2f>
 80025ee:	4603      	mov	r3, r0
 80025f0:	f207 725c 	addw	r2, r7, #1884	; 0x75c
 80025f4:	6013      	str	r3, [r2, #0]
							  sprintf(buf1,"%0.2f miles",miles);
 80025f6:	f207 735c 	addw	r3, r7, #1884	; 0x75c
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	f7fd ffae 	bl	800055c <__aeabi_f2d>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 8002608:	491c      	ldr	r1, [pc, #112]	; (800267c <main+0x514>)
 800260a:	f005 f929 	bl	8007860 <siprintf>
						  }
						  ssd1306_SetCursor(2,45);
 800260e:	212d      	movs	r1, #45	; 0x2d
 8002610:	2002      	movs	r0, #2
 8002612:	f000 fbc3 	bl	8002d9c <ssd1306_SetCursor>
						  ssd1306_WriteString(buf1, Font_11x18, White);
 8002616:	4a0e      	ldr	r2, [pc, #56]	; (8002650 <main+0x4e8>)
 8002618:	f207 703c 	addw	r0, r7, #1852	; 0x73c
 800261c:	2301      	movs	r3, #1
 800261e:	ca06      	ldmia	r2, {r1, r2}
 8002620:	f000 fb96 	bl	8002d50 <ssd1306_WriteString>
						  ssd1306_UpdateScreen();
 8002624:	f000 fa84 	bl	8002b30 <ssd1306_UpdateScreen>

					  }
					  pre_lat = cur_lat;
 8002628:	4b10      	ldr	r3, [pc, #64]	; (800266c <main+0x504>)
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	490b      	ldr	r1, [pc, #44]	; (800265c <main+0x4f4>)
 8002630:	e9c1 2300 	strd	r2, r3, [r1]
					  pre_lon = cur_lon;
 8002634:	4b0e      	ldr	r3, [pc, #56]	; (8002670 <main+0x508>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	4909      	ldr	r1, [pc, #36]	; (8002660 <main+0x4f8>)
 800263c:	e9c1 2300 	strd	r2, r3, [r1]
            {
 8002640:	e5d9      	b.n	80021f6 <main+0x8e>
 8002642:	bf00      	nop
 8002644:	f3af 8000 	nop.w
 8002648:	28f5c28f 	.word	0x28f5c28f
 800264c:	4099255c 	.word	0x4099255c
 8002650:	2000001c 	.word	0x2000001c
 8002654:	0800cbe8 	.word	0x0800cbe8
 8002658:	0800cbf0 	.word	0x0800cbf0
 800265c:	20000a48 	.word	0x20000a48
 8002660:	20000a50 	.word	0x20000a50
 8002664:	20000014 	.word	0x20000014
 8002668:	0800cbfc 	.word	0x0800cbfc
 800266c:	20000a38 	.word	0x20000a38
 8002670:	20000a40 	.word	0x20000a40
 8002674:	43c80000 	.word	0x43c80000
 8002678:	0800cc0c 	.word	0x0800cc0c
 800267c:	0800cc1c 	.word	0x0800cc1c

08002680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b096      	sub	sp, #88	; 0x58
 8002684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	2244      	movs	r2, #68	; 0x44
 800268c:	2100      	movs	r1, #0
 800268e:	4618      	mov	r0, r3
 8002690:	f006 f894 	bl	80087bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002694:	463b      	mov	r3, r7
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	605a      	str	r2, [r3, #4]
 800269c:	609a      	str	r2, [r3, #8]
 800269e:	60da      	str	r2, [r3, #12]
 80026a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026a6:	f002 f915 	bl	80048d4 <HAL_PWREx_ControlVoltageScaling>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80026b0:	f000 f936 	bl	8002920 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026b4:	2301      	movs	r3, #1
 80026b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026be:	2302      	movs	r3, #2
 80026c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026c2:	2303      	movs	r3, #3
 80026c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026c6:	2301      	movs	r3, #1
 80026c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 20;
 80026ca:	2314      	movs	r3, #20
 80026cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026ce:	2302      	movs	r3, #2
 80026d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026d2:	2302      	movs	r3, #2
 80026d4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026d6:	f107 0314 	add.w	r3, r7, #20
 80026da:	4618      	mov	r0, r3
 80026dc:	f002 f950 	bl	8004980 <HAL_RCC_OscConfig>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80026e6:	f000 f91b 	bl	8002920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ea:	230f      	movs	r3, #15
 80026ec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026ee:	2303      	movs	r3, #3
 80026f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026fe:	463b      	mov	r3, r7
 8002700:	2104      	movs	r1, #4
 8002702:	4618      	mov	r0, r3
 8002704:	f002 fd9e 	bl	8005244 <HAL_RCC_ClockConfig>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800270e:	f000 f907 	bl	8002920 <Error_Handler>
  }
}
 8002712:	bf00      	nop
 8002714:	3758      	adds	r7, #88	; 0x58
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002720:	4b1b      	ldr	r3, [pc, #108]	; (8002790 <MX_I2C1_Init+0x74>)
 8002722:	4a1c      	ldr	r2, [pc, #112]	; (8002794 <MX_I2C1_Init+0x78>)
 8002724:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8002726:	4b1a      	ldr	r3, [pc, #104]	; (8002790 <MX_I2C1_Init+0x74>)
 8002728:	4a1b      	ldr	r2, [pc, #108]	; (8002798 <MX_I2C1_Init+0x7c>)
 800272a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800272c:	4b18      	ldr	r3, [pc, #96]	; (8002790 <MX_I2C1_Init+0x74>)
 800272e:	2200      	movs	r2, #0
 8002730:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002732:	4b17      	ldr	r3, [pc, #92]	; (8002790 <MX_I2C1_Init+0x74>)
 8002734:	2201      	movs	r2, #1
 8002736:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002738:	4b15      	ldr	r3, [pc, #84]	; (8002790 <MX_I2C1_Init+0x74>)
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800273e:	4b14      	ldr	r3, [pc, #80]	; (8002790 <MX_I2C1_Init+0x74>)
 8002740:	2200      	movs	r2, #0
 8002742:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002744:	4b12      	ldr	r3, [pc, #72]	; (8002790 <MX_I2C1_Init+0x74>)
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800274a:	4b11      	ldr	r3, [pc, #68]	; (8002790 <MX_I2C1_Init+0x74>)
 800274c:	2200      	movs	r2, #0
 800274e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002750:	4b0f      	ldr	r3, [pc, #60]	; (8002790 <MX_I2C1_Init+0x74>)
 8002752:	2200      	movs	r2, #0
 8002754:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002756:	480e      	ldr	r0, [pc, #56]	; (8002790 <MX_I2C1_Init+0x74>)
 8002758:	f001 f98a 	bl	8003a70 <HAL_I2C_Init>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002762:	f000 f8dd 	bl	8002920 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002766:	2100      	movs	r1, #0
 8002768:	4809      	ldr	r0, [pc, #36]	; (8002790 <MX_I2C1_Init+0x74>)
 800276a:	f002 f80d 	bl	8004788 <HAL_I2CEx_ConfigAnalogFilter>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002774:	f000 f8d4 	bl	8002920 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002778:	2100      	movs	r1, #0
 800277a:	4805      	ldr	r0, [pc, #20]	; (8002790 <MX_I2C1_Init+0x74>)
 800277c:	f002 f84f 	bl	800481e <HAL_I2CEx_ConfigDigitalFilter>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002786:	f000 f8cb 	bl	8002920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	200006d8 	.word	0x200006d8
 8002794:	40005400 	.word	0x40005400
 8002798:	10909cec 	.word	0x10909cec

0800279c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027a0:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <MX_I2C2_Init+0x74>)
 80027a2:	4a1c      	ldr	r2, [pc, #112]	; (8002814 <MX_I2C2_Init+0x78>)
 80027a4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80027a6:	4b1a      	ldr	r3, [pc, #104]	; (8002810 <MX_I2C2_Init+0x74>)
 80027a8:	4a1b      	ldr	r2, [pc, #108]	; (8002818 <MX_I2C2_Init+0x7c>)
 80027aa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80027ac:	4b18      	ldr	r3, [pc, #96]	; (8002810 <MX_I2C2_Init+0x74>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027b2:	4b17      	ldr	r3, [pc, #92]	; (8002810 <MX_I2C2_Init+0x74>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027b8:	4b15      	ldr	r3, [pc, #84]	; (8002810 <MX_I2C2_Init+0x74>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80027be:	4b14      	ldr	r3, [pc, #80]	; (8002810 <MX_I2C2_Init+0x74>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027c4:	4b12      	ldr	r3, [pc, #72]	; (8002810 <MX_I2C2_Init+0x74>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027ca:	4b11      	ldr	r3, [pc, #68]	; (8002810 <MX_I2C2_Init+0x74>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027d0:	4b0f      	ldr	r3, [pc, #60]	; (8002810 <MX_I2C2_Init+0x74>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027d6:	480e      	ldr	r0, [pc, #56]	; (8002810 <MX_I2C2_Init+0x74>)
 80027d8:	f001 f94a 	bl	8003a70 <HAL_I2C_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80027e2:	f000 f89d 	bl	8002920 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027e6:	2100      	movs	r1, #0
 80027e8:	4809      	ldr	r0, [pc, #36]	; (8002810 <MX_I2C2_Init+0x74>)
 80027ea:	f001 ffcd 	bl	8004788 <HAL_I2CEx_ConfigAnalogFilter>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80027f4:	f000 f894 	bl	8002920 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80027f8:	2100      	movs	r1, #0
 80027fa:	4805      	ldr	r0, [pc, #20]	; (8002810 <MX_I2C2_Init+0x74>)
 80027fc:	f002 f80f 	bl	800481e <HAL_I2CEx_ConfigDigitalFilter>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002806:	f000 f88b 	bl	8002920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800280a:	bf00      	nop
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	2000072c 	.word	0x2000072c
 8002814:	40005800 	.word	0x40005800
 8002818:	10909cec 	.word	0x10909cec

0800281c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002820:	4b18      	ldr	r3, [pc, #96]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002822:	4a19      	ldr	r2, [pc, #100]	; (8002888 <MX_USART1_UART_Init+0x6c>)
 8002824:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002828:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800282c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b13      	ldr	r3, [pc, #76]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800283a:	4b12      	ldr	r3, [pc, #72]	; (8002884 <MX_USART1_UART_Init+0x68>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b10      	ldr	r3, [pc, #64]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b0f      	ldr	r3, [pc, #60]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <MX_USART1_UART_Init+0x68>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002854:	2200      	movs	r2, #0
 8002856:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT|UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002858:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <MX_USART1_UART_Init+0x68>)
 800285a:	2218      	movs	r2, #24
 800285c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800285e:	4b09      	ldr	r3, [pc, #36]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002860:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002864:	635a      	str	r2, [r3, #52]	; 0x34
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002866:	4b07      	ldr	r3, [pc, #28]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002868:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800286c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800286e:	4805      	ldr	r0, [pc, #20]	; (8002884 <MX_USART1_UART_Init+0x68>)
 8002870:	f003 f892 	bl	8005998 <HAL_UART_Init>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <MX_USART1_UART_Init+0x62>
  {
    Error_Handler();
 800287a:	f000 f851 	bl	8002920 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000780 	.word	0x20000780
 8002888:	40013800 	.word	0x40013800

0800288c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002892:	f107 030c 	add.w	r3, r7, #12
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	60da      	str	r2, [r3, #12]
 80028a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	4b1e      	ldr	r3, [pc, #120]	; (800291c <MX_GPIO_Init+0x90>)
 80028a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a6:	4a1d      	ldr	r2, [pc, #116]	; (800291c <MX_GPIO_Init+0x90>)
 80028a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ae:	4b1b      	ldr	r3, [pc, #108]	; (800291c <MX_GPIO_Init+0x90>)
 80028b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	4b18      	ldr	r3, [pc, #96]	; (800291c <MX_GPIO_Init+0x90>)
 80028bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028be:	4a17      	ldr	r2, [pc, #92]	; (800291c <MX_GPIO_Init+0x90>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028c6:	4b15      	ldr	r3, [pc, #84]	; (800291c <MX_GPIO_Init+0x90>)
 80028c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d2:	4b12      	ldr	r3, [pc, #72]	; (800291c <MX_GPIO_Init+0x90>)
 80028d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d6:	4a11      	ldr	r2, [pc, #68]	; (800291c <MX_GPIO_Init+0x90>)
 80028d8:	f043 0302 	orr.w	r3, r3, #2
 80028dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028de:	4b0f      	ldr	r3, [pc, #60]	; (800291c <MX_GPIO_Init+0x90>)
 80028e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80028ea:	2200      	movs	r2, #0
 80028ec:	2102      	movs	r1, #2
 80028ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f2:	f001 f88b 	bl	8003a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80028f6:	2302      	movs	r3, #2
 80028f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fa:	2301      	movs	r3, #1
 80028fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002902:	2300      	movs	r3, #0
 8002904:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002906:	f107 030c 	add.w	r3, r7, #12
 800290a:	4619      	mov	r1, r3
 800290c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002910:	f000 ff0a 	bl	8003728 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002914:	bf00      	nop
 8002916:	3720      	adds	r7, #32
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40021000 	.word	0x40021000

08002920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002924:	b672      	cpsid	i
}
 8002926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002928:	e7fe      	b.n	8002928 <Error_Handler+0x8>

0800292a <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "I2C.h"

void ssd1306_Reset(void) {
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800292e:	bf00      	nop
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
		uint8_t buffer[2];
		buffer[0] = 0x00;
 8002942:	2300      	movs	r3, #0
 8002944:	733b      	strb	r3, [r7, #12]
		buffer[1] = byte;
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	737b      	strb	r3, [r7, #13]
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
 800294a:	f107 020c 	add.w	r2, r7, #12
 800294e:	2302      	movs	r3, #2
 8002950:	2178      	movs	r1, #120	; 0x78
 8002952:	4803      	ldr	r0, [pc, #12]	; (8002960 <ssd1306_WriteCommand+0x28>)
 8002954:	f7fe fe59 	bl	800160a <I2C_SendData>
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, &byte, 1);
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 8002958:	bf00      	nop
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40005800 	.word	0x40005800

08002964 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002964:	b580      	push	{r7, lr}
 8002966:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 800296a:	af00      	add	r7, sp, #0
 800296c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002970:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002974:	6018      	str	r0, [r3, #0]
 8002976:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800297a:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 800297e:	6019      	str	r1, [r3, #0]
		int i;
		uint8_t buffer2[SSD1306_BUFFER_SIZE+1];
		buffer2[0] = 0x40;
 8002980:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002984:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002988:	2240      	movs	r2, #64	; 0x40
 800298a:	701a      	strb	r2, [r3, #0]
		for(i=0; i<buff_size;  i++)
 800298c:	2300      	movs	r3, #0
 800298e:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002992:	e015      	b.n	80029c0 <ssd1306_WriteData+0x5c>
			buffer2[i+1] = buffer[i];
 8002994:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002998:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 800299c:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	441a      	add	r2, r3
 80029a4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80029a8:	3301      	adds	r3, #1
 80029aa:	7811      	ldrb	r1, [r2, #0]
 80029ac:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80029b0:	f5a2 6281 	sub.w	r2, r2, #1032	; 0x408
 80029b4:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<buff_size;  i++)
 80029b6:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80029ba:	3301      	adds	r3, #1
 80029bc:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 80029c0:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80029c4:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80029c8:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
 80029cc:	6812      	ldr	r2, [r2, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d8e0      	bhi.n	8002994 <ssd1306_WriteData+0x30>
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer2, buff_size+1);
 80029d2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80029d6:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	3301      	adds	r3, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	f107 0208 	add.w	r2, r7, #8
 80029e6:	2178      	movs	r1, #120	; 0x78
 80029e8:	4803      	ldr	r0, [pc, #12]	; (80029f8 <ssd1306_WriteData+0x94>)
 80029ea:	f7fe fe0e 	bl	800160a <I2C_SendData>
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 80029ee:	bf00      	nop
 80029f0:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40005800 	.word	0x40005800

080029fc <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
		volatile uint32_t i;
	
    // Reset OLED
    ssd1306_Reset();
 8002a02:	f7ff ff92 	bl	800292a <ssd1306_Reset>

    // Wait for the screen to boot
    //delay(100);
	  for(i=0; i<100000; i++)
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
 8002a0a:	e002      	b.n	8002a12 <ssd1306_Init+0x16>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a32      	ldr	r2, [pc, #200]	; (8002ae0 <ssd1306_Init+0xe4>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d9f8      	bls.n	8002a0c <ssd1306_Init+0x10>
			;

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	f000 f9ea 	bl	8002df4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002a20:	2020      	movs	r0, #32
 8002a22:	f7ff ff89 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002a26:	2000      	movs	r0, #0
 8002a28:	f7ff ff86 	bl	8002938 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002a2c:	20b0      	movs	r0, #176	; 0xb0
 8002a2e:	f7ff ff83 	bl	8002938 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002a32:	20c8      	movs	r0, #200	; 0xc8
 8002a34:	f7ff ff80 	bl	8002938 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7ff ff7d 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002a3e:	2010      	movs	r0, #16
 8002a40:	f7ff ff7a 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002a44:	2040      	movs	r0, #64	; 0x40
 8002a46:	f7ff ff77 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002a4a:	20ff      	movs	r0, #255	; 0xff
 8002a4c:	f000 f9be 	bl	8002dcc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002a50:	20a1      	movs	r0, #161	; 0xa1
 8002a52:	f7ff ff71 	bl	8002938 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002a56:	20a6      	movs	r0, #166	; 0xa6
 8002a58:	f7ff ff6e 	bl	8002938 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002a5c:	20a8      	movs	r0, #168	; 0xa8
 8002a5e:	f7ff ff6b 	bl	8002938 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002a62:	203f      	movs	r0, #63	; 0x3f
 8002a64:	f7ff ff68 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002a68:	20a4      	movs	r0, #164	; 0xa4
 8002a6a:	f7ff ff65 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002a6e:	20d3      	movs	r0, #211	; 0xd3
 8002a70:	f7ff ff62 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002a74:	2000      	movs	r0, #0
 8002a76:	f7ff ff5f 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002a7a:	20d5      	movs	r0, #213	; 0xd5
 8002a7c:	f7ff ff5c 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002a80:	20f0      	movs	r0, #240	; 0xf0
 8002a82:	f7ff ff59 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002a86:	20d9      	movs	r0, #217	; 0xd9
 8002a88:	f7ff ff56 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a8c:	2022      	movs	r0, #34	; 0x22
 8002a8e:	f7ff ff53 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a92:	20da      	movs	r0, #218	; 0xda
 8002a94:	f7ff ff50 	bl	8002938 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a98:	2012      	movs	r0, #18
 8002a9a:	f7ff ff4d 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a9e:	20db      	movs	r0, #219	; 0xdb
 8002aa0:	f7ff ff4a 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002aa4:	2020      	movs	r0, #32
 8002aa6:	f7ff ff47 	bl	8002938 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002aaa:	208d      	movs	r0, #141	; 0x8d
 8002aac:	f7ff ff44 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002ab0:	2014      	movs	r0, #20
 8002ab2:	f7ff ff41 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	f000 f99c 	bl	8002df4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002abc:	2000      	movs	r0, #0
 8002abe:	f000 f813 	bl	8002ae8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002ac2:	f000 f835 	bl	8002b30 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002ac6:	4b07      	ldr	r3, [pc, #28]	; (8002ae4 <ssd1306_Init+0xe8>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002acc:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <ssd1306_Init+0xe8>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002ad2:	4b04      	ldr	r3, [pc, #16]	; (8002ae4 <ssd1306_Init+0xe8>)
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	715a      	strb	r2, [r3, #5]
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	0001869f 	.word	0x0001869f
 8002ae4:	20000e60 	.word	0x20000e60

08002ae8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	e00d      	b.n	8002b14 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <ssd1306_Fill+0x1a>
 8002afe:	2100      	movs	r1, #0
 8002b00:	e000      	b.n	8002b04 <ssd1306_Fill+0x1c>
 8002b02:	21ff      	movs	r1, #255	; 0xff
 8002b04:	4a09      	ldr	r2, [pc, #36]	; (8002b2c <ssd1306_Fill+0x44>)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4413      	add	r3, r2
 8002b0a:	460a      	mov	r2, r1
 8002b0c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3301      	adds	r3, #1
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1a:	d3ed      	bcc.n	8002af8 <ssd1306_Fill+0x10>
    }
}
 8002b1c:	bf00      	nop
 8002b1e:	bf00      	nop
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	20000a60 	.word	0x20000a60

08002b30 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
		uint8_t i;
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b36:	2300      	movs	r3, #0
 8002b38:	71fb      	strb	r3, [r7, #7]
 8002b3a:	e016      	b.n	8002b6a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	3b50      	subs	r3, #80	; 0x50
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff fef8 	bl	8002938 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002b48:	2000      	movs	r0, #0
 8002b4a:	f7ff fef5 	bl	8002938 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002b4e:	2010      	movs	r0, #16
 8002b50:	f7ff fef2 	bl	8002938 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	01db      	lsls	r3, r3, #7
 8002b58:	4a08      	ldr	r2, [pc, #32]	; (8002b7c <ssd1306_UpdateScreen+0x4c>)
 8002b5a:	4413      	add	r3, r2
 8002b5c:	2180      	movs	r1, #128	; 0x80
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff ff00 	bl	8002964 <ssd1306_WriteData>
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	3301      	adds	r3, #1
 8002b68:	71fb      	strb	r3, [r7, #7]
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	2b07      	cmp	r3, #7
 8002b6e:	d9e5      	bls.n	8002b3c <ssd1306_UpdateScreen+0xc>
    }
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000a60 	.word	0x20000a60

08002b80 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	71fb      	strb	r3, [r7, #7]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	71bb      	strb	r3, [r7, #6]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	db48      	blt.n	8002c2c <ssd1306_DrawPixel+0xac>
 8002b9a:	79bb      	ldrb	r3, [r7, #6]
 8002b9c:	2b3f      	cmp	r3, #63	; 0x3f
 8002b9e:	d845      	bhi.n	8002c2c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002ba0:	4b25      	ldr	r3, [pc, #148]	; (8002c38 <ssd1306_DrawPixel+0xb8>)
 8002ba2:	791b      	ldrb	r3, [r3, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d006      	beq.n	8002bb6 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002ba8:	797b      	ldrb	r3, [r7, #5]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bf0c      	ite	eq
 8002bae:	2301      	moveq	r3, #1
 8002bb0:	2300      	movne	r3, #0
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002bb6:	797b      	ldrb	r3, [r7, #5]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d11a      	bne.n	8002bf2 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002bbc:	79fa      	ldrb	r2, [r7, #7]
 8002bbe:	79bb      	ldrb	r3, [r7, #6]
 8002bc0:	08db      	lsrs	r3, r3, #3
 8002bc2:	b2d8      	uxtb	r0, r3
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	01db      	lsls	r3, r3, #7
 8002bc8:	4413      	add	r3, r2
 8002bca:	4a1c      	ldr	r2, [pc, #112]	; (8002c3c <ssd1306_DrawPixel+0xbc>)
 8002bcc:	5cd3      	ldrb	r3, [r2, r3]
 8002bce:	b25a      	sxtb	r2, r3
 8002bd0:	79bb      	ldrb	r3, [r7, #6]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	4313      	orrs	r3, r2
 8002be0:	b259      	sxtb	r1, r3
 8002be2:	79fa      	ldrb	r2, [r7, #7]
 8002be4:	4603      	mov	r3, r0
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	4413      	add	r3, r2
 8002bea:	b2c9      	uxtb	r1, r1
 8002bec:	4a13      	ldr	r2, [pc, #76]	; (8002c3c <ssd1306_DrawPixel+0xbc>)
 8002bee:	54d1      	strb	r1, [r2, r3]
 8002bf0:	e01d      	b.n	8002c2e <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002bf2:	79fa      	ldrb	r2, [r7, #7]
 8002bf4:	79bb      	ldrb	r3, [r7, #6]
 8002bf6:	08db      	lsrs	r3, r3, #3
 8002bf8:	b2d8      	uxtb	r0, r3
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	01db      	lsls	r3, r3, #7
 8002bfe:	4413      	add	r3, r2
 8002c00:	4a0e      	ldr	r2, [pc, #56]	; (8002c3c <ssd1306_DrawPixel+0xbc>)
 8002c02:	5cd3      	ldrb	r3, [r2, r3]
 8002c04:	b25a      	sxtb	r2, r3
 8002c06:	79bb      	ldrb	r3, [r7, #6]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	2101      	movs	r1, #1
 8002c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c12:	b25b      	sxtb	r3, r3
 8002c14:	43db      	mvns	r3, r3
 8002c16:	b25b      	sxtb	r3, r3
 8002c18:	4013      	ands	r3, r2
 8002c1a:	b259      	sxtb	r1, r3
 8002c1c:	79fa      	ldrb	r2, [r7, #7]
 8002c1e:	4603      	mov	r3, r0
 8002c20:	01db      	lsls	r3, r3, #7
 8002c22:	4413      	add	r3, r2
 8002c24:	b2c9      	uxtb	r1, r1
 8002c26:	4a05      	ldr	r2, [pc, #20]	; (8002c3c <ssd1306_DrawPixel+0xbc>)
 8002c28:	54d1      	strb	r1, [r2, r3]
 8002c2a:	e000      	b.n	8002c2e <ssd1306_DrawPixel+0xae>
        return;
 8002c2c:	bf00      	nop
    }
}
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	20000e60 	.word	0x20000e60
 8002c3c:	20000a60 	.word	0x20000a60

08002c40 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002c40:	b590      	push	{r4, r7, lr}
 8002c42:	b089      	sub	sp, #36	; 0x24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4604      	mov	r4, r0
 8002c48:	1d38      	adds	r0, r7, #4
 8002c4a:	e880 0006 	stmia.w	r0, {r1, r2}
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4623      	mov	r3, r4
 8002c52:	73fb      	strb	r3, [r7, #15]
 8002c54:	4613      	mov	r3, r2
 8002c56:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	2b1f      	cmp	r3, #31
 8002c5c:	d902      	bls.n	8002c64 <ssd1306_WriteChar+0x24>
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b7e      	cmp	r3, #126	; 0x7e
 8002c62:	d901      	bls.n	8002c68 <ssd1306_WriteChar+0x28>
        return 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	e06d      	b.n	8002d44 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c68:	4b38      	ldr	r3, [pc, #224]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	793b      	ldrb	r3, [r7, #4]
 8002c70:	4413      	add	r3, r2
 8002c72:	2b80      	cmp	r3, #128	; 0x80
 8002c74:	dc06      	bgt.n	8002c84 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002c76:	4b35      	ldr	r3, [pc, #212]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002c78:	885b      	ldrh	r3, [r3, #2]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	797b      	ldrb	r3, [r7, #5]
 8002c7e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c80:	2b40      	cmp	r3, #64	; 0x40
 8002c82:	dd01      	ble.n	8002c88 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002c84:	2300      	movs	r3, #0
 8002c86:	e05d      	b.n	8002d44 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	e04c      	b.n	8002d28 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	7bfb      	ldrb	r3, [r7, #15]
 8002c92:	3b20      	subs	r3, #32
 8002c94:	7979      	ldrb	r1, [r7, #5]
 8002c96:	fb01 f303 	mul.w	r3, r1, r3
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	440b      	add	r3, r1
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	4413      	add	r3, r2
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	e034      	b.n	8002d18 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d012      	beq.n	8002ce4 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002cbe:	4b23      	ldr	r3, [pc, #140]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002cc0:	881b      	ldrh	r3, [r3, #0]
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	4413      	add	r3, r2
 8002cca:	b2d8      	uxtb	r0, r3
 8002ccc:	4b1f      	ldr	r3, [pc, #124]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002cce:	885b      	ldrh	r3, [r3, #2]
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	7bba      	ldrb	r2, [r7, #14]
 8002cdc:	4619      	mov	r1, r3
 8002cde:	f7ff ff4f 	bl	8002b80 <ssd1306_DrawPixel>
 8002ce2:	e016      	b.n	8002d12 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002ce4:	4b19      	ldr	r3, [pc, #100]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	4413      	add	r3, r2
 8002cf0:	b2d8      	uxtb	r0, r3
 8002cf2:	4b16      	ldr	r3, [pc, #88]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002cf4:	885b      	ldrh	r3, [r3, #2]
 8002cf6:	b2da      	uxtb	r2, r3
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	b2d9      	uxtb	r1, r3
 8002d00:	7bbb      	ldrb	r3, [r7, #14]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf0c      	ite	eq
 8002d06:	2301      	moveq	r3, #1
 8002d08:	2300      	movne	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	f7ff ff37 	bl	8002b80 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	3301      	adds	r3, #1
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	793b      	ldrb	r3, [r7, #4]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d3c5      	bcc.n	8002cae <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	797b      	ldrb	r3, [r7, #5]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d3ad      	bcc.n	8002c8e <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002d32:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002d34:	881a      	ldrh	r2, [r3, #0]
 8002d36:	793b      	ldrb	r3, [r7, #4]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <ssd1306_WriteChar+0x10c>)
 8002d40:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3724      	adds	r7, #36	; 0x24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd90      	pop	{r4, r7, pc}
 8002d4c:	20000e60 	.word	0x20000e60

08002d50 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	1d38      	adds	r0, r7, #4
 8002d5a:	e880 0006 	stmia.w	r0, {r1, r2}
 8002d5e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002d60:	e012      	b.n	8002d88 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	7818      	ldrb	r0, [r3, #0]
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	1d3a      	adds	r2, r7, #4
 8002d6a:	ca06      	ldmia	r2, {r1, r2}
 8002d6c:	f7ff ff68 	bl	8002c40 <ssd1306_WriteChar>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461a      	mov	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d002      	beq.n	8002d82 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	e008      	b.n	8002d94 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3301      	adds	r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e8      	bne.n	8002d62 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	781b      	ldrb	r3, [r3, #0]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	460a      	mov	r2, r1
 8002da6:	71fb      	strb	r3, [r7, #7]
 8002da8:	4613      	mov	r3, r2
 8002daa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <ssd1306_SetCursor+0x2c>)
 8002db2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002db4:	79bb      	ldrb	r3, [r7, #6]
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <ssd1306_SetCursor+0x2c>)
 8002dba:	805a      	strh	r2, [r3, #2]
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	20000e60 	.word	0x20000e60

08002dcc <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002dd6:	2381      	movs	r3, #129	; 0x81
 8002dd8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fdab 	bl	8002938 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fda7 	bl	8002938 <ssd1306_WriteCommand>
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d005      	beq.n	8002e10 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002e04:	23af      	movs	r3, #175	; 0xaf
 8002e06:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002e08:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <ssd1306_SetDisplayOn+0x38>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	719a      	strb	r2, [r3, #6]
 8002e0e:	e004      	b.n	8002e1a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002e10:	23ae      	movs	r3, #174	; 0xae
 8002e12:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002e14:	4b05      	ldr	r3, [pc, #20]	; (8002e2c <ssd1306_SetDisplayOn+0x38>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fd8b 	bl	8002938 <ssd1306_WriteCommand>
}
 8002e22:	bf00      	nop
 8002e24:	3710      	adds	r7, #16
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000e60 	.word	0x20000e60

08002e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e36:	4b0f      	ldr	r3, [pc, #60]	; (8002e74 <HAL_MspInit+0x44>)
 8002e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e3a:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <HAL_MspInit+0x44>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6613      	str	r3, [r2, #96]	; 0x60
 8002e42:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <HAL_MspInit+0x44>)
 8002e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	607b      	str	r3, [r7, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4e:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_MspInit+0x44>)
 8002e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e52:	4a08      	ldr	r2, [pc, #32]	; (8002e74 <HAL_MspInit+0x44>)
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e58:	6593      	str	r3, [r2, #88]	; 0x58
 8002e5a:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <HAL_MspInit+0x44>)
 8002e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	40021000 	.word	0x40021000

08002e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b098      	sub	sp, #96	; 0x60
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e90:	f107 0318 	add.w	r3, r7, #24
 8002e94:	2234      	movs	r2, #52	; 0x34
 8002e96:	2100      	movs	r1, #0
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f005 fc8f 	bl	80087bc <memset>
  if(hi2c->Instance==I2C1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a3e      	ldr	r2, [pc, #248]	; (8002f9c <HAL_I2C_MspInit+0x124>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d138      	bne.n	8002f1a <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ea8:	2340      	movs	r3, #64	; 0x40
 8002eaa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002eac:	2300      	movs	r3, #0
 8002eae:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eb0:	f107 0318 	add.w	r3, r7, #24
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f002 fbe9 	bl	800568c <HAL_RCCEx_PeriphCLKConfig>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002ec0:	f7ff fd2e 	bl	8002920 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec4:	4b36      	ldr	r3, [pc, #216]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002ec6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec8:	4a35      	ldr	r2, [pc, #212]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002eca:	f043 0301 	orr.w	r3, r3, #1
 8002ece:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ed0:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed4:	f003 0301 	and.w	r3, r3, #1
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Accel_SCL_Pin|Accel_SDA_Pin;
 8002edc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002ee0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ee2:	2312      	movs	r3, #18
 8002ee4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eea:	2303      	movs	r3, #3
 8002eec:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002eee:	2304      	movs	r3, #4
 8002ef0:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002efc:	f000 fc14 	bl	8003728 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f00:	4b27      	ldr	r3, [pc, #156]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f04:	4a26      	ldr	r2, [pc, #152]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f0a:	6593      	str	r3, [r2, #88]	; 0x58
 8002f0c:	4b24      	ldr	r3, [pc, #144]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002f18:	e03b      	b.n	8002f92 <HAL_I2C_MspInit+0x11a>
  else if(hi2c->Instance==I2C2)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a21      	ldr	r2, [pc, #132]	; (8002fa4 <HAL_I2C_MspInit+0x12c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d136      	bne.n	8002f92 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002f24:	2380      	movs	r3, #128	; 0x80
 8002f26:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f2c:	f107 0318 	add.w	r3, r7, #24
 8002f30:	4618      	mov	r0, r3
 8002f32:	f002 fbab 	bl	800568c <HAL_RCCEx_PeriphCLKConfig>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8002f3c:	f7ff fcf0 	bl	8002920 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f40:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f44:	4a16      	ldr	r2, [pc, #88]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f46:	f043 0302 	orr.w	r3, r3, #2
 8002f4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f4c:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Disp_SCL_Pin|Disp_SDA_Pin;
 8002f58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f5e:	2312      	movs	r3, #18
 8002f60:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f66:	2303      	movs	r3, #3
 8002f68:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f72:	4619      	mov	r1, r3
 8002f74:	480c      	ldr	r0, [pc, #48]	; (8002fa8 <HAL_I2C_MspInit+0x130>)
 8002f76:	f000 fbd7 	bl	8003728 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f7a:	4b09      	ldr	r3, [pc, #36]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7e:	4a08      	ldr	r2, [pc, #32]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f84:	6593      	str	r3, [r2, #88]	; 0x58
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_I2C_MspInit+0x128>)
 8002f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
}
 8002f92:	bf00      	nop
 8002f94:	3760      	adds	r7, #96	; 0x60
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40005400 	.word	0x40005400
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40005800 	.word	0x40005800
 8002fa8:	48000400 	.word	0x48000400

08002fac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b096      	sub	sp, #88	; 0x58
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fc4:	f107 0310 	add.w	r3, r7, #16
 8002fc8:	2234      	movs	r2, #52	; 0x34
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f005 fbf5 	bl	80087bc <memset>
  if(huart->Instance==USART1)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a22      	ldr	r2, [pc, #136]	; (8003060 <HAL_UART_MspInit+0xb4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d13d      	bne.n	8003058 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fe4:	f107 0310 	add.w	r3, r7, #16
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f002 fb4f 	bl	800568c <HAL_RCCEx_PeriphCLKConfig>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ff4:	f7ff fc94 	bl	8002920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ff8:	4b1a      	ldr	r3, [pc, #104]	; (8003064 <HAL_UART_MspInit+0xb8>)
 8002ffa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ffc:	4a19      	ldr	r2, [pc, #100]	; (8003064 <HAL_UART_MspInit+0xb8>)
 8002ffe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003002:	6613      	str	r3, [r2, #96]	; 0x60
 8003004:	4b17      	ldr	r3, [pc, #92]	; (8003064 <HAL_UART_MspInit+0xb8>)
 8003006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003008:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003010:	4b14      	ldr	r3, [pc, #80]	; (8003064 <HAL_UART_MspInit+0xb8>)
 8003012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003014:	4a13      	ldr	r2, [pc, #76]	; (8003064 <HAL_UART_MspInit+0xb8>)
 8003016:	f043 0302 	orr.w	r3, r3, #2
 800301a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800301c:	4b11      	ldr	r3, [pc, #68]	; (8003064 <HAL_UART_MspInit+0xb8>)
 800301e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003028:	23c0      	movs	r3, #192	; 0xc0
 800302a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302c:	2302      	movs	r3, #2
 800302e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003034:	2303      	movs	r3, #3
 8003036:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003038:	2307      	movs	r3, #7
 800303a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003040:	4619      	mov	r1, r3
 8003042:	4809      	ldr	r0, [pc, #36]	; (8003068 <HAL_UART_MspInit+0xbc>)
 8003044:	f000 fb70 	bl	8003728 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003048:	2200      	movs	r2, #0
 800304a:	2100      	movs	r1, #0
 800304c:	2025      	movs	r0, #37	; 0x25
 800304e:	f000 fab6 	bl	80035be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003052:	2025      	movs	r0, #37	; 0x25
 8003054:	f000 facf 	bl	80035f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003058:	bf00      	nop
 800305a:	3758      	adds	r7, #88	; 0x58
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40013800 	.word	0x40013800
 8003064:	40021000 	.word	0x40021000
 8003068:	48000400 	.word	0x48000400

0800306c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003070:	e7fe      	b.n	8003070 <NMI_Handler+0x4>

08003072 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003072:	b480      	push	{r7}
 8003074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003076:	e7fe      	b.n	8003076 <HardFault_Handler+0x4>

08003078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800307c:	e7fe      	b.n	800307c <MemManage_Handler+0x4>

0800307e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800307e:	b480      	push	{r7}
 8003080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003082:	e7fe      	b.n	8003082 <BusFault_Handler+0x4>

08003084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003088:	e7fe      	b.n	8003088 <UsageFault_Handler+0x4>

0800308a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800308a:	b480      	push	{r7}
 800308c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030a6:	b480      	push	{r7}
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030aa:	bf00      	nop
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030b8:	f000 f962 	bl	8003380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030bc:	bf00      	nop
 80030be:	bd80      	pop	{r7, pc}

080030c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <USART1_IRQHandler+0x10>)
 80030c6:	f002 fd01 	bl	8005acc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20000780 	.word	0x20000780

080030d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  return 1;
 80030d8:	2301      	movs	r3, #1
}
 80030da:	4618      	mov	r0, r3
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <_kill>:

int _kill(int pid, int sig)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030ee:	f005 fb71 	bl	80087d4 <__errno>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2216      	movs	r2, #22
 80030f6:	601a      	str	r2, [r3, #0]
  return -1;
 80030f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <_exit>:

void _exit (int status)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800310c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7ff ffe7 	bl	80030e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003116:	e7fe      	b.n	8003116 <_exit+0x12>

08003118 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	e00a      	b.n	8003140 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800312a:	f3af 8000 	nop.w
 800312e:	4601      	mov	r1, r0
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	60ba      	str	r2, [r7, #8]
 8003136:	b2ca      	uxtb	r2, r1
 8003138:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	3301      	adds	r3, #1
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	dbf0      	blt.n	800312a <_read+0x12>
  }

  return len;
 8003148:	687b      	ldr	r3, [r7, #4]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b086      	sub	sp, #24
 8003156:	af00      	add	r7, sp, #0
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	e009      	b.n	8003178 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	60ba      	str	r2, [r7, #8]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	3301      	adds	r3, #1
 8003176:	617b      	str	r3, [r7, #20]
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	429a      	cmp	r2, r3
 800317e:	dbf1      	blt.n	8003164 <_write+0x12>
  }
  return len;
 8003180:	687b      	ldr	r3, [r7, #4]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3718      	adds	r7, #24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <_close>:

int _close(int file)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003192:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003196:	4618      	mov	r0, r3
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
 80031aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031b2:	605a      	str	r2, [r3, #4]
  return 0;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr

080031c2 <_isatty>:

int _isatty(int file)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031ca:	2301      	movs	r3, #1
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
	...

080031f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031fc:	4a14      	ldr	r2, [pc, #80]	; (8003250 <_sbrk+0x5c>)
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <_sbrk+0x60>)
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003208:	4b13      	ldr	r3, [pc, #76]	; (8003258 <_sbrk+0x64>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d102      	bne.n	8003216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <_sbrk+0x64>)
 8003212:	4a12      	ldr	r2, [pc, #72]	; (800325c <_sbrk+0x68>)
 8003214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003216:	4b10      	ldr	r3, [pc, #64]	; (8003258 <_sbrk+0x64>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4413      	add	r3, r2
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	429a      	cmp	r2, r3
 8003222:	d207      	bcs.n	8003234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003224:	f005 fad6 	bl	80087d4 <__errno>
 8003228:	4603      	mov	r3, r0
 800322a:	220c      	movs	r2, #12
 800322c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800322e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003232:	e009      	b.n	8003248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <_sbrk+0x64>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800323a:	4b07      	ldr	r3, [pc, #28]	; (8003258 <_sbrk+0x64>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	4a05      	ldr	r2, [pc, #20]	; (8003258 <_sbrk+0x64>)
 8003244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003246:	68fb      	ldr	r3, [r7, #12]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	2000a000 	.word	0x2000a000
 8003254:	00000400 	.word	0x00000400
 8003258:	20000e68 	.word	0x20000e68
 800325c:	20000fc0 	.word	0x20000fc0

08003260 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003264:	4b06      	ldr	r3, [pc, #24]	; (8003280 <SystemInit+0x20>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326a:	4a05      	ldr	r2, [pc, #20]	; (8003280 <SystemInit+0x20>)
 800326c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003270:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003274:	bf00      	nop
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	e000ed00 	.word	0xe000ed00

08003284 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003284:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003288:	f7ff ffea 	bl	8003260 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800328c:	480c      	ldr	r0, [pc, #48]	; (80032c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800328e:	490d      	ldr	r1, [pc, #52]	; (80032c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003290:	4a0d      	ldr	r2, [pc, #52]	; (80032c8 <LoopForever+0xe>)
  movs r3, #0
 8003292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003294:	e002      	b.n	800329c <LoopCopyDataInit>

08003296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329a:	3304      	adds	r3, #4

0800329c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800329c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800329e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a0:	d3f9      	bcc.n	8003296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a2:	4a0a      	ldr	r2, [pc, #40]	; (80032cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80032a4:	4c0a      	ldr	r4, [pc, #40]	; (80032d0 <LoopForever+0x16>)
  movs r3, #0
 80032a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032a8:	e001      	b.n	80032ae <LoopFillZerobss>

080032aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032ac:	3204      	adds	r2, #4

080032ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b0:	d3fb      	bcc.n	80032aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032b2:	f005 fa95 	bl	80087e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80032b6:	f7fe ff57 	bl	8002168 <main>

080032ba <LoopForever>:

LoopForever:
    b LoopForever
 80032ba:	e7fe      	b.n	80032ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80032bc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80032c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c4:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80032c8:	0800e848 	.word	0x0800e848
  ldr r2, =_sbss
 80032cc:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80032d0:	20000fbc 	.word	0x20000fbc

080032d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032d4:	e7fe      	b.n	80032d4 <ADC1_2_IRQHandler>

080032d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032e0:	2003      	movs	r0, #3
 80032e2:	f000 f961 	bl	80035a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032e6:	200f      	movs	r0, #15
 80032e8:	f000 f80e 	bl	8003308 <HAL_InitTick>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	71fb      	strb	r3, [r7, #7]
 80032f6:	e001      	b.n	80032fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032f8:	f7ff fd9a 	bl	8002e30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032fc:	79fb      	ldrb	r3, [r7, #7]
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
	...

08003308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003314:	4b17      	ldr	r3, [pc, #92]	; (8003374 <HAL_InitTick+0x6c>)
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d023      	beq.n	8003364 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800331c:	4b16      	ldr	r3, [pc, #88]	; (8003378 <HAL_InitTick+0x70>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4b14      	ldr	r3, [pc, #80]	; (8003374 <HAL_InitTick+0x6c>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	4619      	mov	r1, r3
 8003326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800332a:	fbb3 f3f1 	udiv	r3, r3, r1
 800332e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003332:	4618      	mov	r0, r3
 8003334:	f000 f96d 	bl	8003612 <HAL_SYSTICK_Config>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10f      	bne.n	800335e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b0f      	cmp	r3, #15
 8003342:	d809      	bhi.n	8003358 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003344:	2200      	movs	r2, #0
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800334c:	f000 f937 	bl	80035be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003350:	4a0a      	ldr	r2, [pc, #40]	; (800337c <HAL_InitTick+0x74>)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6013      	str	r3, [r2, #0]
 8003356:	e007      	b.n	8003368 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	73fb      	strb	r3, [r7, #15]
 800335c:	e004      	b.n	8003368 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	73fb      	strb	r3, [r7, #15]
 8003362:	e001      	b.n	8003368 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	2000002c 	.word	0x2000002c
 8003378:	20000024 	.word	0x20000024
 800337c:	20000028 	.word	0x20000028

08003380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003384:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <HAL_IncTick+0x20>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <HAL_IncTick+0x24>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4413      	add	r3, r2
 8003390:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <HAL_IncTick+0x24>)
 8003392:	6013      	str	r3, [r2, #0]
}
 8003394:	bf00      	nop
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	2000002c 	.word	0x2000002c
 80033a4:	20000e6c 	.word	0x20000e6c

080033a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return uwTick;
 80033ac:	4b03      	ldr	r3, [pc, #12]	; (80033bc <HAL_GetTick+0x14>)
 80033ae:	681b      	ldr	r3, [r3, #0]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	20000e6c 	.word	0x20000e6c

080033c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c8:	f7ff ffee 	bl	80033a8 <HAL_GetTick>
 80033cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033d8:	d005      	beq.n	80033e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80033da:	4b0a      	ldr	r3, [pc, #40]	; (8003404 <HAL_Delay+0x44>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4413      	add	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033e6:	bf00      	nop
 80033e8:	f7ff ffde 	bl	80033a8 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d8f7      	bhi.n	80033e8 <HAL_Delay+0x28>
  {
  }
}
 80033f8:	bf00      	nop
 80033fa:	bf00      	nop
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	2000002c 	.word	0x2000002c

08003408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003424:	4013      	ands	r3, r2
 8003426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800343a:	4a04      	ldr	r2, [pc, #16]	; (800344c <__NVIC_SetPriorityGrouping+0x44>)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	60d3      	str	r3, [r2, #12]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003454:	4b04      	ldr	r3, [pc, #16]	; (8003468 <__NVIC_GetPriorityGrouping+0x18>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	0a1b      	lsrs	r3, r3, #8
 800345a:	f003 0307 	and.w	r3, r3, #7
}
 800345e:	4618      	mov	r0, r3
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	db0b      	blt.n	8003496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	4907      	ldr	r1, [pc, #28]	; (80034a4 <__NVIC_EnableIRQ+0x38>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2001      	movs	r0, #1
 800348e:	fa00 f202 	lsl.w	r2, r0, r2
 8003492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	e000e100 	.word	0xe000e100

080034a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	6039      	str	r1, [r7, #0]
 80034b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	db0a      	blt.n	80034d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	490c      	ldr	r1, [pc, #48]	; (80034f4 <__NVIC_SetPriority+0x4c>)
 80034c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c6:	0112      	lsls	r2, r2, #4
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	440b      	add	r3, r1
 80034cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d0:	e00a      	b.n	80034e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	4908      	ldr	r1, [pc, #32]	; (80034f8 <__NVIC_SetPriority+0x50>)
 80034d8:	79fb      	ldrb	r3, [r7, #7]
 80034da:	f003 030f 	and.w	r3, r3, #15
 80034de:	3b04      	subs	r3, #4
 80034e0:	0112      	lsls	r2, r2, #4
 80034e2:	b2d2      	uxtb	r2, r2
 80034e4:	440b      	add	r3, r1
 80034e6:	761a      	strb	r2, [r3, #24]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	e000e100 	.word	0xe000e100
 80034f8:	e000ed00 	.word	0xe000ed00

080034fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b089      	sub	sp, #36	; 0x24
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f1c3 0307 	rsb	r3, r3, #7
 8003516:	2b04      	cmp	r3, #4
 8003518:	bf28      	it	cs
 800351a:	2304      	movcs	r3, #4
 800351c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	3304      	adds	r3, #4
 8003522:	2b06      	cmp	r3, #6
 8003524:	d902      	bls.n	800352c <NVIC_EncodePriority+0x30>
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3b03      	subs	r3, #3
 800352a:	e000      	b.n	800352e <NVIC_EncodePriority+0x32>
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003530:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43da      	mvns	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	401a      	ands	r2, r3
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003544:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	fa01 f303 	lsl.w	r3, r1, r3
 800354e:	43d9      	mvns	r1, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	4313      	orrs	r3, r2
         );
}
 8003556:	4618      	mov	r0, r3
 8003558:	3724      	adds	r7, #36	; 0x24
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3b01      	subs	r3, #1
 8003570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003574:	d301      	bcc.n	800357a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003576:	2301      	movs	r3, #1
 8003578:	e00f      	b.n	800359a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800357a:	4a0a      	ldr	r2, [pc, #40]	; (80035a4 <SysTick_Config+0x40>)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3b01      	subs	r3, #1
 8003580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003582:	210f      	movs	r1, #15
 8003584:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003588:	f7ff ff8e 	bl	80034a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800358c:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <SysTick_Config+0x40>)
 800358e:	2200      	movs	r2, #0
 8003590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003592:	4b04      	ldr	r3, [pc, #16]	; (80035a4 <SysTick_Config+0x40>)
 8003594:	2207      	movs	r2, #7
 8003596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	e000e010 	.word	0xe000e010

080035a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7ff ff29 	bl	8003408 <__NVIC_SetPriorityGrouping>
}
 80035b6:	bf00      	nop
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b086      	sub	sp, #24
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	4603      	mov	r3, r0
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
 80035ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035d0:	f7ff ff3e 	bl	8003450 <__NVIC_GetPriorityGrouping>
 80035d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	68b9      	ldr	r1, [r7, #8]
 80035da:	6978      	ldr	r0, [r7, #20]
 80035dc:	f7ff ff8e 	bl	80034fc <NVIC_EncodePriority>
 80035e0:	4602      	mov	r2, r0
 80035e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035e6:	4611      	mov	r1, r2
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff ff5d 	bl	80034a8 <__NVIC_SetPriority>
}
 80035ee:	bf00      	nop
 80035f0:	3718      	adds	r7, #24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b082      	sub	sp, #8
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	4603      	mov	r3, r0
 80035fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003604:	4618      	mov	r0, r3
 8003606:	f7ff ff31 	bl	800346c <__NVIC_EnableIRQ>
}
 800360a:	bf00      	nop
 800360c:	3708      	adds	r7, #8
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b082      	sub	sp, #8
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff ffa2 	bl	8003564 <SysTick_Config>
 8003620:	4603      	mov	r3, r0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800362a:	b480      	push	{r7}
 800362c:	b085      	sub	sp, #20
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d008      	beq.n	8003654 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2204      	movs	r2, #4
 8003646:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e022      	b.n	800369a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 020e 	bic.w	r2, r2, #14
 8003662:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f022 0201 	bic.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003678:	f003 021c 	and.w	r2, r3, #28
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	2101      	movs	r1, #1
 8003682:	fa01 f202 	lsl.w	r2, r1, r2
 8003686:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003698:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800369a:	4618      	mov	r0, r3
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d005      	beq.n	80036ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2204      	movs	r2, #4
 80036c2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	73fb      	strb	r3, [r7, #15]
 80036c8:	e029      	b.n	800371e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 020e 	bic.w	r2, r2, #14
 80036d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0201 	bic.w	r2, r2, #1
 80036e8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ee:	f003 021c 	and.w	r2, r3, #28
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f6:	2101      	movs	r1, #1
 80036f8:	fa01 f202 	lsl.w	r2, r1, r2
 80036fc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	4798      	blx	r3
    }
  }
  return status;
 800371e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003720:	4618      	mov	r0, r3
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003732:	2300      	movs	r3, #0
 8003734:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003736:	e14e      	b.n	80039d6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	fa01 f303 	lsl.w	r3, r1, r3
 8003744:	4013      	ands	r3, r2
 8003746:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 8140 	beq.w	80039d0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d005      	beq.n	8003768 <HAL_GPIO_Init+0x40>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d130      	bne.n	80037ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	2203      	movs	r2, #3
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800379e:	2201      	movs	r2, #1
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43db      	mvns	r3, r3
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	4013      	ands	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	f003 0201 	and.w	r2, r3, #1
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d017      	beq.n	8003806 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	2203      	movs	r2, #3
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4013      	ands	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d123      	bne.n	800385a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	08da      	lsrs	r2, r3, #3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3208      	adds	r2, #8
 800381a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800381e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	220f      	movs	r2, #15
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	691a      	ldr	r2, [r3, #16]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	08da      	lsrs	r2, r3, #3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3208      	adds	r2, #8
 8003854:	6939      	ldr	r1, [r7, #16]
 8003856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	2203      	movs	r2, #3
 8003866:	fa02 f303 	lsl.w	r3, r2, r3
 800386a:	43db      	mvns	r3, r3
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4013      	ands	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f003 0203 	and.w	r2, r3, #3
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 809a 	beq.w	80039d0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389c:	4b55      	ldr	r3, [pc, #340]	; (80039f4 <HAL_GPIO_Init+0x2cc>)
 800389e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a0:	4a54      	ldr	r2, [pc, #336]	; (80039f4 <HAL_GPIO_Init+0x2cc>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6613      	str	r3, [r2, #96]	; 0x60
 80038a8:	4b52      	ldr	r3, [pc, #328]	; (80039f4 <HAL_GPIO_Init+0x2cc>)
 80038aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038b4:	4a50      	ldr	r2, [pc, #320]	; (80039f8 <HAL_GPIO_Init+0x2d0>)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	089b      	lsrs	r3, r3, #2
 80038ba:	3302      	adds	r3, #2
 80038bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	220f      	movs	r2, #15
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4013      	ands	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038de:	d013      	beq.n	8003908 <HAL_GPIO_Init+0x1e0>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a46      	ldr	r2, [pc, #280]	; (80039fc <HAL_GPIO_Init+0x2d4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d00d      	beq.n	8003904 <HAL_GPIO_Init+0x1dc>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a45      	ldr	r2, [pc, #276]	; (8003a00 <HAL_GPIO_Init+0x2d8>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d007      	beq.n	8003900 <HAL_GPIO_Init+0x1d8>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a44      	ldr	r2, [pc, #272]	; (8003a04 <HAL_GPIO_Init+0x2dc>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d101      	bne.n	80038fc <HAL_GPIO_Init+0x1d4>
 80038f8:	2303      	movs	r3, #3
 80038fa:	e006      	b.n	800390a <HAL_GPIO_Init+0x1e2>
 80038fc:	2307      	movs	r3, #7
 80038fe:	e004      	b.n	800390a <HAL_GPIO_Init+0x1e2>
 8003900:	2302      	movs	r3, #2
 8003902:	e002      	b.n	800390a <HAL_GPIO_Init+0x1e2>
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <HAL_GPIO_Init+0x1e2>
 8003908:	2300      	movs	r3, #0
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	f002 0203 	and.w	r2, r2, #3
 8003910:	0092      	lsls	r2, r2, #2
 8003912:	4093      	lsls	r3, r2
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800391a:	4937      	ldr	r1, [pc, #220]	; (80039f8 <HAL_GPIO_Init+0x2d0>)
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	089b      	lsrs	r3, r3, #2
 8003920:	3302      	adds	r3, #2
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003928:	4b37      	ldr	r3, [pc, #220]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	43db      	mvns	r3, r3
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	4013      	ands	r3, r2
 8003936:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800394c:	4a2e      	ldr	r2, [pc, #184]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003952:	4b2d      	ldr	r3, [pc, #180]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	43db      	mvns	r3, r3
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	4013      	ands	r3, r2
 8003960:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4313      	orrs	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003976:	4a24      	ldr	r2, [pc, #144]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800397c:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	43db      	mvns	r3, r3
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4013      	ands	r3, r2
 800398a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4313      	orrs	r3, r2
 800399e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039a0:	4a19      	ldr	r2, [pc, #100]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80039a6:	4b18      	ldr	r3, [pc, #96]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039ca:	4a0f      	ldr	r2, [pc, #60]	; (8003a08 <HAL_GPIO_Init+0x2e0>)
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	3301      	adds	r3, #1
 80039d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f47f aea9 	bne.w	8003738 <HAL_GPIO_Init+0x10>
  }
}
 80039e6:	bf00      	nop
 80039e8:	bf00      	nop
 80039ea:	371c      	adds	r7, #28
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40010000 	.word	0x40010000
 80039fc:	48000400 	.word	0x48000400
 8003a00:	48000800 	.word	0x48000800
 8003a04:	48000c00 	.word	0x48000c00
 8003a08:	40010400 	.word	0x40010400

08003a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	460b      	mov	r3, r1
 8003a16:	807b      	strh	r3, [r7, #2]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a1c:	787b      	ldrb	r3, [r7, #1]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a22:	887a      	ldrh	r2, [r7, #2]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a28:	e002      	b.n	8003a30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a2a:	887a      	ldrh	r2, [r7, #2]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a4e:	887a      	ldrh	r2, [r7, #2]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4013      	ands	r3, r2
 8003a54:	041a      	lsls	r2, r3, #16
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	43d9      	mvns	r1, r3
 8003a5a:	887b      	ldrh	r3, [r7, #2]
 8003a5c:	400b      	ands	r3, r1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	619a      	str	r2, [r3, #24]
}
 8003a64:	bf00      	nop
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e08d      	b.n	8003b9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff f9ee 	bl	8002e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2224      	movs	r2, #36	; 0x24
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0201 	bic.w	r2, r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ac0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ad0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d107      	bne.n	8003aea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ae6:	609a      	str	r2, [r3, #8]
 8003ae8:	e006      	b.n	8003af8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003af6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d108      	bne.n	8003b12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b0e:	605a      	str	r2, [r3, #4]
 8003b10:	e007      	b.n	8003b22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68da      	ldr	r2, [r3, #12]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	69d9      	ldr	r1, [r3, #28]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1a      	ldr	r2, [r3, #32]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0201 	orr.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af02      	add	r7, sp, #8
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	4608      	mov	r0, r1
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	817b      	strh	r3, [r7, #10]
 8003bba:	460b      	mov	r3, r1
 8003bbc:	813b      	strh	r3, [r7, #8]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b20      	cmp	r3, #32
 8003bcc:	f040 80f9 	bne.w	8003dc2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <HAL_I2C_Mem_Write+0x34>
 8003bd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d105      	bne.n	8003be8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003be2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0ed      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_I2C_Mem_Write+0x4e>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e0e6      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003bfe:	f7ff fbd3 	bl	80033a8 <HAL_GetTick>
 8003c02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2319      	movs	r3, #25
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 fbcd 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e0d1      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2221      	movs	r2, #33	; 0x21
 8003c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2240      	movs	r2, #64	; 0x40
 8003c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a3a      	ldr	r2, [r7, #32]
 8003c3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c48:	88f8      	ldrh	r0, [r7, #6]
 8003c4a:	893a      	ldrh	r2, [r7, #8]
 8003c4c:	8979      	ldrh	r1, [r7, #10]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	4603      	mov	r3, r0
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 fadd 	bl	8004218 <I2C_RequestMemoryWrite>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e0a9      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2bff      	cmp	r3, #255	; 0xff
 8003c78:	d90e      	bls.n	8003c98 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	22ff      	movs	r2, #255	; 0xff
 8003c7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	8979      	ldrh	r1, [r7, #10]
 8003c88:	2300      	movs	r3, #0
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 fd47 	bl	8004724 <I2C_TransferConfig>
 8003c96:	e00f      	b.n	8003cb8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	8979      	ldrh	r1, [r7, #10]
 8003caa:	2300      	movs	r3, #0
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f000 fd36 	bl	8004724 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 fbc6 	bl	800444e <I2C_WaitOnTXISFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e07b      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	781a      	ldrb	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d034      	beq.n	8003d70 <HAL_I2C_Mem_Write+0x1c8>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d130      	bne.n	8003d70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d14:	2200      	movs	r2, #0
 8003d16:	2180      	movs	r1, #128	; 0x80
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fb49 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e04d      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	2bff      	cmp	r3, #255	; 0xff
 8003d30:	d90e      	bls.n	8003d50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	22ff      	movs	r2, #255	; 0xff
 8003d36:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	8979      	ldrh	r1, [r7, #10]
 8003d40:	2300      	movs	r3, #0
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 fceb 	bl	8004724 <I2C_TransferConfig>
 8003d4e:	e00f      	b.n	8003d70 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	8979      	ldrh	r1, [r7, #10]
 8003d62:	2300      	movs	r3, #0
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 fcda 	bl	8004724 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d19e      	bne.n	8003cb8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 fbac 	bl	80044dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e01a      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2220      	movs	r2, #32
 8003d94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6859      	ldr	r1, [r3, #4]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <HAL_I2C_Mem_Write+0x224>)
 8003da2:	400b      	ands	r3, r1
 8003da4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003dc2:	2302      	movs	r3, #2
  }
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	fe00e800 	.word	0xfe00e800

08003dd0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	461a      	mov	r2, r3
 8003dde:	4603      	mov	r3, r0
 8003de0:	817b      	strh	r3, [r7, #10]
 8003de2:	460b      	mov	r3, r1
 8003de4:	813b      	strh	r3, [r7, #8]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b20      	cmp	r3, #32
 8003df4:	f040 80fd 	bne.w	8003ff2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_I2C_Mem_Read+0x34>
 8003dfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d105      	bne.n	8003e10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0f1      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_I2C_Mem_Read+0x4e>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e0ea      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e26:	f7ff fabf 	bl	80033a8 <HAL_GetTick>
 8003e2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2319      	movs	r3, #25
 8003e32:	2201      	movs	r2, #1
 8003e34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 fab9 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0d5      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2222      	movs	r2, #34	; 0x22
 8003e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2240      	movs	r2, #64	; 0x40
 8003e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a3a      	ldr	r2, [r7, #32]
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e70:	88f8      	ldrh	r0, [r7, #6]
 8003e72:	893a      	ldrh	r2, [r7, #8]
 8003e74:	8979      	ldrh	r1, [r7, #10]
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	9301      	str	r3, [sp, #4]
 8003e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	4603      	mov	r3, r0
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fa1d 	bl	80042c0 <I2C_RequestMemoryRead>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0ad      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2bff      	cmp	r3, #255	; 0xff
 8003ea0:	d90e      	bls.n	8003ec0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	22ff      	movs	r2, #255	; 0xff
 8003ea6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	8979      	ldrh	r1, [r7, #10]
 8003eb0:	4b52      	ldr	r3, [pc, #328]	; (8003ffc <HAL_I2C_Mem_Read+0x22c>)
 8003eb2:	9300      	str	r3, [sp, #0]
 8003eb4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f000 fc33 	bl	8004724 <I2C_TransferConfig>
 8003ebe:	e00f      	b.n	8003ee0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	8979      	ldrh	r1, [r7, #10]
 8003ed2:	4b4a      	ldr	r3, [pc, #296]	; (8003ffc <HAL_I2C_Mem_Read+0x22c>)
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 fc22 	bl	8004724 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	2104      	movs	r1, #4
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 fa60 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e07c      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d034      	beq.n	8003fa0 <HAL_I2C_Mem_Read+0x1d0>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d130      	bne.n	8003fa0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f44:	2200      	movs	r2, #0
 8003f46:	2180      	movs	r1, #128	; 0x80
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 fa31 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e04d      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	2bff      	cmp	r3, #255	; 0xff
 8003f60:	d90e      	bls.n	8003f80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22ff      	movs	r2, #255	; 0xff
 8003f66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f6c:	b2da      	uxtb	r2, r3
 8003f6e:	8979      	ldrh	r1, [r7, #10]
 8003f70:	2300      	movs	r3, #0
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fbd3 	bl	8004724 <I2C_TransferConfig>
 8003f7e:	e00f      	b.n	8003fa0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8e:	b2da      	uxtb	r2, r3
 8003f90:	8979      	ldrh	r1, [r7, #10]
 8003f92:	2300      	movs	r3, #0
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fbc2 	bl	8004724 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d19a      	bne.n	8003ee0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 fa94 	bl	80044dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e01a      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6859      	ldr	r1, [r3, #4]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <HAL_I2C_Mem_Read+0x230>)
 8003fd2:	400b      	ands	r3, r1
 8003fd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	e000      	b.n	8003ff4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003ff2:	2302      	movs	r3, #2
  }
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	80002400 	.word	0x80002400
 8004000:	fe00e800 	.word	0xfe00e800

08004004 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b08a      	sub	sp, #40	; 0x28
 8004008:	af02      	add	r7, sp, #8
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	607a      	str	r2, [r7, #4]
 800400e:	603b      	str	r3, [r7, #0]
 8004010:	460b      	mov	r3, r1
 8004012:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b20      	cmp	r3, #32
 8004022:	f040 80f3 	bne.w	800420c <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004030:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004034:	d101      	bne.n	800403a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004036:	2302      	movs	r3, #2
 8004038:	e0e9      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004040:	2b01      	cmp	r3, #1
 8004042:	d101      	bne.n	8004048 <HAL_I2C_IsDeviceReady+0x44>
 8004044:	2302      	movs	r3, #2
 8004046:	e0e2      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2224      	movs	r2, #36	; 0x24
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d107      	bne.n	8004076 <HAL_I2C_IsDeviceReady+0x72>
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800406c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004070:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004074:	e006      	b.n	8004084 <HAL_I2C_IsDeviceReady+0x80>
 8004076:	897b      	ldrh	r3, [r7, #10]
 8004078:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800407c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004080:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800408a:	f7ff f98d 	bl	80033a8 <HAL_GetTick>
 800408e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	2b20      	cmp	r3, #32
 800409c:	bf0c      	ite	eq
 800409e:	2301      	moveq	r3, #1
 80040a0:	2300      	movne	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	bf0c      	ite	eq
 80040b4:	2301      	moveq	r3, #1
 80040b6:	2300      	movne	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80040bc:	e034      	b.n	8004128 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040c4:	d01a      	beq.n	80040fc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80040c6:	f7ff f96f 	bl	80033a8 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d302      	bcc.n	80040dc <HAL_I2C_IsDeviceReady+0xd8>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10f      	bne.n	80040fc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e8:	f043 0220 	orr.w	r2, r3, #32
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e088      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	f003 0320 	and.w	r3, r3, #32
 8004106:	2b20      	cmp	r3, #32
 8004108:	bf0c      	ite	eq
 800410a:	2301      	moveq	r3, #1
 800410c:	2300      	movne	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	2b10      	cmp	r3, #16
 800411e:	bf0c      	ite	eq
 8004120:	2301      	moveq	r3, #1
 8004122:	2300      	movne	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004128:	7ffb      	ldrb	r3, [r7, #31]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <HAL_I2C_IsDeviceReady+0x130>
 800412e:	7fbb      	ldrb	r3, [r7, #30]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0c4      	beq.n	80040be <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b10      	cmp	r3, #16
 8004140:	d01a      	beq.n	8004178 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2200      	movs	r2, #0
 800414a:	2120      	movs	r1, #32
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f92f 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e058      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2220      	movs	r2, #32
 8004162:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	e04a      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	2200      	movs	r2, #0
 8004180:	2120      	movs	r1, #32
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 f914 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e03d      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2210      	movs	r2, #16
 8004198:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2220      	movs	r2, #32
 80041a0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d118      	bne.n	80041dc <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041b8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	2200      	movs	r2, #0
 80041c2:	2120      	movs	r1, #32
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 f8f3 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e01c      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2220      	movs	r2, #32
 80041da:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	3301      	adds	r3, #1
 80041e0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	f63f af39 	bhi.w	800405e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f8:	f043 0220 	orr.w	r2, r3, #32
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e000      	b.n	800420e <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 800420c:	2302      	movs	r3, #2
  }
}
 800420e:	4618      	mov	r0, r3
 8004210:	3720      	adds	r7, #32
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
	...

08004218 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af02      	add	r7, sp, #8
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	4608      	mov	r0, r1
 8004222:	4611      	mov	r1, r2
 8004224:	461a      	mov	r2, r3
 8004226:	4603      	mov	r3, r0
 8004228:	817b      	strh	r3, [r7, #10]
 800422a:	460b      	mov	r3, r1
 800422c:	813b      	strh	r3, [r7, #8]
 800422e:	4613      	mov	r3, r2
 8004230:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004232:	88fb      	ldrh	r3, [r7, #6]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	8979      	ldrh	r1, [r7, #10]
 8004238:	4b20      	ldr	r3, [pc, #128]	; (80042bc <I2C_RequestMemoryWrite+0xa4>)
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 fa6f 	bl	8004724 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	69b9      	ldr	r1, [r7, #24]
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f8ff 	bl	800444e <I2C_WaitOnTXISFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e02c      	b.n	80042b4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800425a:	88fb      	ldrh	r3, [r7, #6]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d105      	bne.n	800426c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004260:	893b      	ldrh	r3, [r7, #8]
 8004262:	b2da      	uxtb	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	629a      	str	r2, [r3, #40]	; 0x28
 800426a:	e015      	b.n	8004298 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800426c:	893b      	ldrh	r3, [r7, #8]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	b29b      	uxth	r3, r3
 8004272:	b2da      	uxtb	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427a:	69fa      	ldr	r2, [r7, #28]
 800427c:	69b9      	ldr	r1, [r7, #24]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f8e5 	bl	800444e <I2C_WaitOnTXISFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e012      	b.n	80042b4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800428e:	893b      	ldrh	r3, [r7, #8]
 8004290:	b2da      	uxtb	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	2200      	movs	r2, #0
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 f884 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	80002000 	.word	0x80002000

080042c0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af02      	add	r7, sp, #8
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	4608      	mov	r0, r1
 80042ca:	4611      	mov	r1, r2
 80042cc:	461a      	mov	r2, r3
 80042ce:	4603      	mov	r3, r0
 80042d0:	817b      	strh	r3, [r7, #10]
 80042d2:	460b      	mov	r3, r1
 80042d4:	813b      	strh	r3, [r7, #8]
 80042d6:	4613      	mov	r3, r2
 80042d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	8979      	ldrh	r1, [r7, #10]
 80042e0:	4b20      	ldr	r3, [pc, #128]	; (8004364 <I2C_RequestMemoryRead+0xa4>)
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	2300      	movs	r3, #0
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 fa1c 	bl	8004724 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ec:	69fa      	ldr	r2, [r7, #28]
 80042ee:	69b9      	ldr	r1, [r7, #24]
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f8ac 	bl	800444e <I2C_WaitOnTXISFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e02c      	b.n	800435a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004300:	88fb      	ldrh	r3, [r7, #6]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d105      	bne.n	8004312 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004306:	893b      	ldrh	r3, [r7, #8]
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	629a      	str	r2, [r3, #40]	; 0x28
 8004310:	e015      	b.n	800433e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004312:	893b      	ldrh	r3, [r7, #8]
 8004314:	0a1b      	lsrs	r3, r3, #8
 8004316:	b29b      	uxth	r3, r3
 8004318:	b2da      	uxtb	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	69b9      	ldr	r1, [r7, #24]
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f000 f892 	bl	800444e <I2C_WaitOnTXISFlagUntilTimeout>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d001      	beq.n	8004334 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e012      	b.n	800435a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004334:	893b      	ldrh	r3, [r7, #8]
 8004336:	b2da      	uxtb	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	9300      	str	r3, [sp, #0]
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	2200      	movs	r2, #0
 8004346:	2140      	movs	r1, #64	; 0x40
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f831 	bl	80043b0 <I2C_WaitOnFlagUntilTimeout>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e000      	b.n	800435a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	80002000 	.word	0x80002000

08004368 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b02      	cmp	r3, #2
 800437c:	d103      	bne.n	8004386 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2200      	movs	r2, #0
 8004384:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b01      	cmp	r3, #1
 8004392:	d007      	beq.n	80043a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f042 0201 	orr.w	r2, r2, #1
 80043a2:	619a      	str	r2, [r3, #24]
  }
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	603b      	str	r3, [r7, #0]
 80043bc:	4613      	mov	r3, r2
 80043be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043c0:	e031      	b.n	8004426 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043c8:	d02d      	beq.n	8004426 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ca:	f7fe ffed 	bl	80033a8 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d302      	bcc.n	80043e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d122      	bne.n	8004426 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	4013      	ands	r3, r2
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	bf0c      	ite	eq
 80043f0:	2301      	moveq	r3, #1
 80043f2:	2300      	movne	r3, #0
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	461a      	mov	r2, r3
 80043f8:	79fb      	ldrb	r3, [r7, #7]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d113      	bne.n	8004426 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004402:	f043 0220 	orr.w	r2, r3, #32
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e00f      	b.n	8004446 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d0be      	beq.n	80043c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b084      	sub	sp, #16
 8004452:	af00      	add	r7, sp, #0
 8004454:	60f8      	str	r0, [r7, #12]
 8004456:	60b9      	str	r1, [r7, #8]
 8004458:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800445a:	e033      	b.n	80044c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	68b9      	ldr	r1, [r7, #8]
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 f87f 	bl	8004564 <I2C_IsErrorOccurred>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e031      	b.n	80044d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004476:	d025      	beq.n	80044c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004478:	f7fe ff96 	bl	80033a8 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	429a      	cmp	r2, r3
 8004486:	d302      	bcc.n	800448e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d11a      	bne.n	80044c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b02      	cmp	r3, #2
 800449a:	d013      	beq.n	80044c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a0:	f043 0220 	orr.w	r2, r3, #32
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2220      	movs	r2, #32
 80044ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e007      	b.n	80044d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d1c4      	bne.n	800445c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044e8:	e02f      	b.n	800454a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	68b9      	ldr	r1, [r7, #8]
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 f838 	bl	8004564 <I2C_IsErrorOccurred>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e02d      	b.n	800455a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044fe:	f7fe ff53 	bl	80033a8 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	429a      	cmp	r2, r3
 800450c:	d302      	bcc.n	8004514 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d11a      	bne.n	800454a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b20      	cmp	r3, #32
 8004520:	d013      	beq.n	800454a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004526:	f043 0220 	orr.w	r2, r3, #32
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e007      	b.n	800455a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b20      	cmp	r3, #32
 8004556:	d1c8      	bne.n	80044ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b08a      	sub	sp, #40	; 0x28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800457e:	2300      	movs	r3, #0
 8004580:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	2b00      	cmp	r3, #0
 800458e:	d068      	beq.n	8004662 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2210      	movs	r2, #16
 8004596:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004598:	e049      	b.n	800462e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045a0:	d045      	beq.n	800462e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045a2:	f7fe ff01 	bl	80033a8 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d302      	bcc.n	80045b8 <I2C_IsErrorOccurred+0x54>
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d13a      	bne.n	800462e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045da:	d121      	bne.n	8004620 <I2C_IsErrorOccurred+0xbc>
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045e2:	d01d      	beq.n	8004620 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80045e4:	7cfb      	ldrb	r3, [r7, #19]
 80045e6:	2b20      	cmp	r3, #32
 80045e8:	d01a      	beq.n	8004620 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045f8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80045fa:	f7fe fed5 	bl	80033a8 <HAL_GetTick>
 80045fe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004600:	e00e      	b.n	8004620 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004602:	f7fe fed1 	bl	80033a8 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b19      	cmp	r3, #25
 800460e:	d907      	bls.n	8004620 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004610:	6a3b      	ldr	r3, [r7, #32]
 8004612:	f043 0320 	orr.w	r3, r3, #32
 8004616:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800461e:	e006      	b.n	800462e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	f003 0320 	and.w	r3, r3, #32
 800462a:	2b20      	cmp	r3, #32
 800462c:	d1e9      	bne.n	8004602 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	f003 0320 	and.w	r3, r3, #32
 8004638:	2b20      	cmp	r3, #32
 800463a:	d003      	beq.n	8004644 <I2C_IsErrorOccurred+0xe0>
 800463c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004640:	2b00      	cmp	r3, #0
 8004642:	d0aa      	beq.n	800459a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004644:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004648:	2b00      	cmp	r3, #0
 800464a:	d103      	bne.n	8004654 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2220      	movs	r2, #32
 8004652:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	f043 0304 	orr.w	r3, r3, #4
 800465a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00b      	beq.n	800468c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004684:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00b      	beq.n	80046ae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	f043 0308 	orr.w	r3, r3, #8
 800469c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00b      	beq.n	80046d0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80046b8:	6a3b      	ldr	r3, [r7, #32]
 80046ba:	f043 0302 	orr.w	r3, r3, #2
 80046be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80046d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d01c      	beq.n	8004712 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046d8:	68f8      	ldr	r0, [r7, #12]
 80046da:	f7ff fe45 	bl	8004368 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	6859      	ldr	r1, [r3, #4]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	4b0d      	ldr	r3, [pc, #52]	; (8004720 <I2C_IsErrorOccurred+0x1bc>)
 80046ea:	400b      	ands	r3, r1
 80046ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046f2:	6a3b      	ldr	r3, [r7, #32]
 80046f4:	431a      	orrs	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004716:	4618      	mov	r0, r3
 8004718:	3728      	adds	r7, #40	; 0x28
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	fe00e800 	.word	0xfe00e800

08004724 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	607b      	str	r3, [r7, #4]
 800472e:	460b      	mov	r3, r1
 8004730:	817b      	strh	r3, [r7, #10]
 8004732:	4613      	mov	r3, r2
 8004734:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004736:	897b      	ldrh	r3, [r7, #10]
 8004738:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800473c:	7a7b      	ldrb	r3, [r7, #9]
 800473e:	041b      	lsls	r3, r3, #16
 8004740:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004744:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	4313      	orrs	r3, r2
 800474e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004752:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	6a3b      	ldr	r3, [r7, #32]
 800475c:	0d5b      	lsrs	r3, r3, #21
 800475e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004762:	4b08      	ldr	r3, [pc, #32]	; (8004784 <I2C_TransferConfig+0x60>)
 8004764:	430b      	orrs	r3, r1
 8004766:	43db      	mvns	r3, r3
 8004768:	ea02 0103 	and.w	r1, r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004776:	bf00      	nop
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	03ff63ff 	.word	0x03ff63ff

08004788 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b20      	cmp	r3, #32
 800479c:	d138      	bne.n	8004810 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d101      	bne.n	80047ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047a8:	2302      	movs	r3, #2
 80047aa:	e032      	b.n	8004812 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2224      	movs	r2, #36	; 0x24
 80047b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6819      	ldr	r1, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	683a      	ldr	r2, [r7, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	e000      	b.n	8004812 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800481e:	b480      	push	{r7}
 8004820:	b085      	sub	sp, #20
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
 8004826:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b20      	cmp	r3, #32
 8004832:	d139      	bne.n	80048a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800483e:	2302      	movs	r3, #2
 8004840:	e033      	b.n	80048aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2224      	movs	r2, #36	; 0x24
 800484e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0201 	bic.w	r2, r2, #1
 8004860:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004870:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	021b      	lsls	r3, r3, #8
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	4313      	orrs	r3, r2
 800487a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0201 	orr.w	r2, r2, #1
 8004892:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	e000      	b.n	80048aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048a8:	2302      	movs	r3, #2
  }
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
	...

080048b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048bc:	4b04      	ldr	r3, [pc, #16]	; (80048d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40007000 	.word	0x40007000

080048d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048e2:	d130      	bne.n	8004946 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80048e4:	4b23      	ldr	r3, [pc, #140]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048f0:	d038      	beq.n	8004964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048f2:	4b20      	ldr	r3, [pc, #128]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048fa:	4a1e      	ldr	r2, [pc, #120]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004900:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004902:	4b1d      	ldr	r3, [pc, #116]	; (8004978 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2232      	movs	r2, #50	; 0x32
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	4a1b      	ldr	r2, [pc, #108]	; (800497c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	0c9b      	lsrs	r3, r3, #18
 8004914:	3301      	adds	r3, #1
 8004916:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004918:	e002      	b.n	8004920 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3b01      	subs	r3, #1
 800491e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004920:	4b14      	ldr	r3, [pc, #80]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492c:	d102      	bne.n	8004934 <HAL_PWREx_ControlVoltageScaling+0x60>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1f2      	bne.n	800491a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004934:	4b0f      	ldr	r3, [pc, #60]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800493c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004940:	d110      	bne.n	8004964 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e00f      	b.n	8004966 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004946:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800494e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004952:	d007      	beq.n	8004964 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004954:	4b07      	ldr	r3, [pc, #28]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800495c:	4a05      	ldr	r2, [pc, #20]	; (8004974 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800495e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004962:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3714      	adds	r7, #20
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40007000 	.word	0x40007000
 8004978:	20000024 	.word	0x20000024
 800497c:	431bde83 	.word	0x431bde83

08004980 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b08a      	sub	sp, #40	; 0x28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d102      	bne.n	8004994 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f000 bc4f 	b.w	8005232 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004994:	4b97      	ldr	r3, [pc, #604]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f003 030c 	and.w	r3, r3, #12
 800499c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800499e:	4b95      	ldr	r3, [pc, #596]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0310 	and.w	r3, r3, #16
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 80e6 	beq.w	8004b82 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d007      	beq.n	80049cc <HAL_RCC_OscConfig+0x4c>
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	2b0c      	cmp	r3, #12
 80049c0:	f040 808d 	bne.w	8004ade <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	f040 8089 	bne.w	8004ade <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049cc:	4b89      	ldr	r3, [pc, #548]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d006      	beq.n	80049e6 <HAL_RCC_OscConfig+0x66>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d102      	bne.n	80049e6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	f000 bc26 	b.w	8005232 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049ea:	4b82      	ldr	r3, [pc, #520]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0308 	and.w	r3, r3, #8
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d004      	beq.n	8004a00 <HAL_RCC_OscConfig+0x80>
 80049f6:	4b7f      	ldr	r3, [pc, #508]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049fe:	e005      	b.n	8004a0c <HAL_RCC_OscConfig+0x8c>
 8004a00:	4b7c      	ldr	r3, [pc, #496]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a06:	091b      	lsrs	r3, r3, #4
 8004a08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d224      	bcs.n	8004a5a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a14:	4618      	mov	r0, r3
 8004a16:	f000 fdd9 	bl	80055cc <RCC_SetFlashLatencyFromMSIRange>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	f000 bc06 	b.w	8005232 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a26:	4b73      	ldr	r3, [pc, #460]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a72      	ldr	r2, [pc, #456]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a2c:	f043 0308 	orr.w	r3, r3, #8
 8004a30:	6013      	str	r3, [r2, #0]
 8004a32:	4b70      	ldr	r3, [pc, #448]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	496d      	ldr	r1, [pc, #436]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a44:	4b6b      	ldr	r3, [pc, #428]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	021b      	lsls	r3, r3, #8
 8004a52:	4968      	ldr	r1, [pc, #416]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	604b      	str	r3, [r1, #4]
 8004a58:	e025      	b.n	8004aa6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a5a:	4b66      	ldr	r3, [pc, #408]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a65      	ldr	r2, [pc, #404]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a60:	f043 0308 	orr.w	r3, r3, #8
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	4b63      	ldr	r3, [pc, #396]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	4960      	ldr	r1, [pc, #384]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a78:	4b5e      	ldr	r3, [pc, #376]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	495b      	ldr	r1, [pc, #364]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d109      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 fd98 	bl	80055cc <RCC_SetFlashLatencyFromMSIRange>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d001      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e3c5      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004aa6:	f000 fccd 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	4b51      	ldr	r3, [pc, #324]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	091b      	lsrs	r3, r3, #4
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	4950      	ldr	r1, [pc, #320]	; (8004bf8 <HAL_RCC_OscConfig+0x278>)
 8004ab8:	5ccb      	ldrb	r3, [r1, r3]
 8004aba:	f003 031f 	and.w	r3, r3, #31
 8004abe:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac2:	4a4e      	ldr	r2, [pc, #312]	; (8004bfc <HAL_RCC_OscConfig+0x27c>)
 8004ac4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004ac6:	4b4e      	ldr	r3, [pc, #312]	; (8004c00 <HAL_RCC_OscConfig+0x280>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f7fe fc1c 	bl	8003308 <HAL_InitTick>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d052      	beq.n	8004b80 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004ada:	7dfb      	ldrb	r3, [r7, #23]
 8004adc:	e3a9      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d032      	beq.n	8004b4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ae6:	4b43      	ldr	r3, [pc, #268]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a42      	ldr	r2, [pc, #264]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004aec:	f043 0301 	orr.w	r3, r3, #1
 8004af0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004af2:	f7fe fc59 	bl	80033a8 <HAL_GetTick>
 8004af6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004afa:	f7fe fc55 	bl	80033a8 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e392      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b0c:	4b39      	ldr	r3, [pc, #228]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0f0      	beq.n	8004afa <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b18:	4b36      	ldr	r3, [pc, #216]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a35      	ldr	r2, [pc, #212]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b1e:	f043 0308 	orr.w	r3, r3, #8
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	4b33      	ldr	r3, [pc, #204]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	4930      	ldr	r1, [pc, #192]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b36:	4b2f      	ldr	r3, [pc, #188]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	021b      	lsls	r3, r3, #8
 8004b44:	492b      	ldr	r1, [pc, #172]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	604b      	str	r3, [r1, #4]
 8004b4a:	e01a      	b.n	8004b82 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b4c:	4b29      	ldr	r3, [pc, #164]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a28      	ldr	r2, [pc, #160]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b52:	f023 0301 	bic.w	r3, r3, #1
 8004b56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b58:	f7fe fc26 	bl	80033a8 <HAL_GetTick>
 8004b5c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b60:	f7fe fc22 	bl	80033a8 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e35f      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b72:	4b20      	ldr	r3, [pc, #128]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1f0      	bne.n	8004b60 <HAL_RCC_OscConfig+0x1e0>
 8004b7e:	e000      	b.n	8004b82 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d073      	beq.n	8004c76 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b8e:	6a3b      	ldr	r3, [r7, #32]
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d005      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x220>
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	2b0c      	cmp	r3, #12
 8004b98:	d10e      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	2b03      	cmp	r3, #3
 8004b9e:	d10b      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba0:	4b14      	ldr	r3, [pc, #80]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d063      	beq.n	8004c74 <HAL_RCC_OscConfig+0x2f4>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d15f      	bne.n	8004c74 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e33c      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc0:	d106      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x250>
 8004bc2:	4b0c      	ldr	r3, [pc, #48]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a0b      	ldr	r2, [pc, #44]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bcc:	6013      	str	r3, [r2, #0]
 8004bce:	e025      	b.n	8004c1c <HAL_RCC_OscConfig+0x29c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bd8:	d114      	bne.n	8004c04 <HAL_RCC_OscConfig+0x284>
 8004bda:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a05      	ldr	r2, [pc, #20]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	4b03      	ldr	r3, [pc, #12]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a02      	ldr	r2, [pc, #8]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	e013      	b.n	8004c1c <HAL_RCC_OscConfig+0x29c>
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	0800e0fc 	.word	0x0800e0fc
 8004bfc:	20000024 	.word	0x20000024
 8004c00:	20000028 	.word	0x20000028
 8004c04:	4b8f      	ldr	r3, [pc, #572]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a8e      	ldr	r2, [pc, #568]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	4b8c      	ldr	r3, [pc, #560]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a8b      	ldr	r2, [pc, #556]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d013      	beq.n	8004c4c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe fbc0 	bl	80033a8 <HAL_GetTick>
 8004c28:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c2c:	f7fe fbbc 	bl	80033a8 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b64      	cmp	r3, #100	; 0x64
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e2f9      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c3e:	4b81      	ldr	r3, [pc, #516]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0f0      	beq.n	8004c2c <HAL_RCC_OscConfig+0x2ac>
 8004c4a:	e014      	b.n	8004c76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c4c:	f7fe fbac 	bl	80033a8 <HAL_GetTick>
 8004c50:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c54:	f7fe fba8 	bl	80033a8 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b64      	cmp	r3, #100	; 0x64
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e2e5      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c66:	4b77      	ldr	r3, [pc, #476]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <HAL_RCC_OscConfig+0x2d4>
 8004c72:	e000      	b.n	8004c76 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d060      	beq.n	8004d44 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d005      	beq.n	8004c94 <HAL_RCC_OscConfig+0x314>
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	2b0c      	cmp	r3, #12
 8004c8c:	d119      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d116      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c94:	4b6b      	ldr	r3, [pc, #428]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d005      	beq.n	8004cac <HAL_RCC_OscConfig+0x32c>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e2c2      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	4b65      	ldr	r3, [pc, #404]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	061b      	lsls	r3, r3, #24
 8004cba:	4962      	ldr	r1, [pc, #392]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cc0:	e040      	b.n	8004d44 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d023      	beq.n	8004d12 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cca:	4b5e      	ldr	r3, [pc, #376]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a5d      	ldr	r2, [pc, #372]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd6:	f7fe fb67 	bl	80033a8 <HAL_GetTick>
 8004cda:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cdc:	e008      	b.n	8004cf0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cde:	f7fe fb63 	bl	80033a8 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e2a0      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cf0:	4b54      	ldr	r3, [pc, #336]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0f0      	beq.n	8004cde <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cfc:	4b51      	ldr	r3, [pc, #324]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	061b      	lsls	r3, r3, #24
 8004d0a:	494e      	ldr	r1, [pc, #312]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	604b      	str	r3, [r1, #4]
 8004d10:	e018      	b.n	8004d44 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d12:	4b4c      	ldr	r3, [pc, #304]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a4b      	ldr	r2, [pc, #300]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1e:	f7fe fb43 	bl	80033a8 <HAL_GetTick>
 8004d22:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d26:	f7fe fb3f 	bl	80033a8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e27c      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d38:	4b42      	ldr	r3, [pc, #264]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1f0      	bne.n	8004d26 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8082 	beq.w	8004e56 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d05f      	beq.n	8004e1a <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8004d5a:	4b3a      	ldr	r3, [pc, #232]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d60:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699a      	ldr	r2, [r3, #24]
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f003 0310 	and.w	r3, r3, #16
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d037      	beq.n	8004de0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d006      	beq.n	8004d88 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e254      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d01b      	beq.n	8004dca <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004d92:	4b2c      	ldr	r3, [pc, #176]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d98:	4a2a      	ldr	r2, [pc, #168]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d9a:	f023 0301 	bic.w	r3, r3, #1
 8004d9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004da2:	f7fe fb01 	bl	80033a8 <HAL_GetTick>
 8004da6:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004da8:	e008      	b.n	8004dbc <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004daa:	f7fe fafd 	bl	80033a8 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b11      	cmp	r3, #17
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e23a      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dbc:	4b21      	ldr	r3, [pc, #132]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1ef      	bne.n	8004daa <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004dca:	4b1e      	ldr	r3, [pc, #120]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dd0:	f023 0210 	bic.w	r2, r3, #16
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	491a      	ldr	r1, [pc, #104]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004de0:	4b18      	ldr	r3, [pc, #96]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004de6:	4a17      	ldr	r2, [pc, #92]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004de8:	f043 0301 	orr.w	r3, r3, #1
 8004dec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df0:	f7fe fada 	bl	80033a8 <HAL_GetTick>
 8004df4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004df6:	e008      	b.n	8004e0a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df8:	f7fe fad6 	bl	80033a8 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	2b11      	cmp	r3, #17
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e213      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e0a:	4b0e      	ldr	r3, [pc, #56]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0ef      	beq.n	8004df8 <HAL_RCC_OscConfig+0x478>
 8004e18:	e01d      	b.n	8004e56 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e20:	4a08      	ldr	r2, [pc, #32]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004e22:	f023 0301 	bic.w	r3, r3, #1
 8004e26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e2a:	f7fe fabd 	bl	80033a8 <HAL_GetTick>
 8004e2e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e30:	e00a      	b.n	8004e48 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e32:	f7fe fab9 	bl	80033a8 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b11      	cmp	r3, #17
 8004e3e:	d903      	bls.n	8004e48 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e1f6      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
 8004e44:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e48:	4ba9      	ldr	r3, [pc, #676]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e4e:	f003 0302 	and.w	r3, r3, #2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1ed      	bne.n	8004e32 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0304 	and.w	r3, r3, #4
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 80bd 	beq.w	8004fde <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e64:	2300      	movs	r3, #0
 8004e66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e6a:	4ba1      	ldr	r3, [pc, #644]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10e      	bne.n	8004e94 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e76:	4b9e      	ldr	r3, [pc, #632]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7a:	4a9d      	ldr	r2, [pc, #628]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e80:	6593      	str	r3, [r2, #88]	; 0x58
 8004e82:	4b9b      	ldr	r3, [pc, #620]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e94:	4b97      	ldr	r3, [pc, #604]	; (80050f4 <HAL_RCC_OscConfig+0x774>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d118      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ea0:	4b94      	ldr	r3, [pc, #592]	; (80050f4 <HAL_RCC_OscConfig+0x774>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a93      	ldr	r2, [pc, #588]	; (80050f4 <HAL_RCC_OscConfig+0x774>)
 8004ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eac:	f7fe fa7c 	bl	80033a8 <HAL_GetTick>
 8004eb0:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb4:	f7fe fa78 	bl	80033a8 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e1b5      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ec6:	4b8b      	ldr	r3, [pc, #556]	; (80050f4 <HAL_RCC_OscConfig+0x774>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0f0      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d02c      	beq.n	8004f38 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004ede:	4b84      	ldr	r3, [pc, #528]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef0:	497f      	ldr	r1, [pc, #508]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d010      	beq.n	8004f26 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f04:	4b7a      	ldr	r3, [pc, #488]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0a:	4a79      	ldr	r2, [pc, #484]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f0c:	f043 0304 	orr.w	r3, r3, #4
 8004f10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f14:	4b76      	ldr	r3, [pc, #472]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1a:	4a75      	ldr	r2, [pc, #468]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f1c:	f043 0301 	orr.w	r3, r3, #1
 8004f20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f24:	e018      	b.n	8004f58 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f26:	4b72      	ldr	r3, [pc, #456]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f2c:	4a70      	ldr	r2, [pc, #448]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f2e:	f043 0301 	orr.w	r3, r3, #1
 8004f32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f36:	e00f      	b.n	8004f58 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f38:	4b6d      	ldr	r3, [pc, #436]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f3e:	4a6c      	ldr	r2, [pc, #432]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f40:	f023 0301 	bic.w	r3, r3, #1
 8004f44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f48:	4b69      	ldr	r3, [pc, #420]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f4e:	4a68      	ldr	r2, [pc, #416]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f50:	f023 0304 	bic.w	r3, r3, #4
 8004f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d016      	beq.n	8004f8e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f60:	f7fe fa22 	bl	80033a8 <HAL_GetTick>
 8004f64:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f66:	e00a      	b.n	8004f7e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f68:	f7fe fa1e 	bl	80033a8 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e159      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f7e:	4b5c      	ldr	r3, [pc, #368]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0ed      	beq.n	8004f68 <HAL_RCC_OscConfig+0x5e8>
 8004f8c:	e01d      	b.n	8004fca <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f8e:	f7fe fa0b 	bl	80033a8 <HAL_GetTick>
 8004f92:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f94:	e00a      	b.n	8004fac <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f96:	f7fe fa07 	bl	80033a8 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e142      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fac:	4b50      	ldr	r3, [pc, #320]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1ed      	bne.n	8004f96 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004fba:	4b4d      	ldr	r3, [pc, #308]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc0:	4a4b      	ldr	r2, [pc, #300]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004fc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d105      	bne.n	8004fde <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fd2:	4b47      	ldr	r3, [pc, #284]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd6:	4a46      	ldr	r2, [pc, #280]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004fd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fdc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0320 	and.w	r3, r3, #32
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d03c      	beq.n	8005064 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d01c      	beq.n	800502c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ff2:	4b3f      	ldr	r3, [pc, #252]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004ff4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ff8:	4a3d      	ldr	r2, [pc, #244]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8004ffa:	f043 0301 	orr.w	r3, r3, #1
 8004ffe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005002:	f7fe f9d1 	bl	80033a8 <HAL_GetTick>
 8005006:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005008:	e008      	b.n	800501c <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800500a:	f7fe f9cd 	bl	80033a8 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d901      	bls.n	800501c <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e10a      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800501c:	4b34      	ldr	r3, [pc, #208]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 800501e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0ef      	beq.n	800500a <HAL_RCC_OscConfig+0x68a>
 800502a:	e01b      	b.n	8005064 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800502c:	4b30      	ldr	r3, [pc, #192]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 800502e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005032:	4a2f      	ldr	r2, [pc, #188]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8005034:	f023 0301 	bic.w	r3, r3, #1
 8005038:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800503c:	f7fe f9b4 	bl	80033a8 <HAL_GetTick>
 8005040:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005044:	f7fe f9b0 	bl	80033a8 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e0ed      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005056:	4b26      	ldr	r3, [pc, #152]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 8005058:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800505c:	f003 0302 	and.w	r3, r3, #2
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1ef      	bne.n	8005044 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 80e1 	beq.w	8005230 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005072:	2b02      	cmp	r3, #2
 8005074:	f040 80b5 	bne.w	80051e2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005078:	4b1d      	ldr	r3, [pc, #116]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	f003 0203 	and.w	r2, r3, #3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005088:	429a      	cmp	r2, r3
 800508a:	d124      	bne.n	80050d6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005096:	3b01      	subs	r3, #1
 8005098:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800509a:	429a      	cmp	r2, r3
 800509c:	d11b      	bne.n	80050d6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d113      	bne.n	80050d6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b8:	085b      	lsrs	r3, r3, #1
 80050ba:	3b01      	subs	r3, #1
 80050bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050be:	429a      	cmp	r2, r3
 80050c0:	d109      	bne.n	80050d6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050cc:	085b      	lsrs	r3, r3, #1
 80050ce:	3b01      	subs	r3, #1
 80050d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d05f      	beq.n	8005196 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	2b0c      	cmp	r3, #12
 80050da:	d05a      	beq.n	8005192 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050dc:	4b04      	ldr	r3, [pc, #16]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a03      	ldr	r2, [pc, #12]	; (80050f0 <HAL_RCC_OscConfig+0x770>)
 80050e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050e6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050e8:	f7fe f95e 	bl	80033a8 <HAL_GetTick>
 80050ec:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050ee:	e00c      	b.n	800510a <HAL_RCC_OscConfig+0x78a>
 80050f0:	40021000 	.word	0x40021000
 80050f4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050f8:	f7fe f956 	bl	80033a8 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e093      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800510a:	4b4c      	ldr	r3, [pc, #304]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005116:	4b49      	ldr	r3, [pc, #292]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005118:	68da      	ldr	r2, [r3, #12]
 800511a:	4b49      	ldr	r3, [pc, #292]	; (8005240 <HAL_RCC_OscConfig+0x8c0>)
 800511c:	4013      	ands	r3, r2
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005126:	3a01      	subs	r2, #1
 8005128:	0112      	lsls	r2, r2, #4
 800512a:	4311      	orrs	r1, r2
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005130:	0212      	lsls	r2, r2, #8
 8005132:	4311      	orrs	r1, r2
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005138:	0852      	lsrs	r2, r2, #1
 800513a:	3a01      	subs	r2, #1
 800513c:	0552      	lsls	r2, r2, #21
 800513e:	4311      	orrs	r1, r2
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005144:	0852      	lsrs	r2, r2, #1
 8005146:	3a01      	subs	r2, #1
 8005148:	0652      	lsls	r2, r2, #25
 800514a:	430a      	orrs	r2, r1
 800514c:	493b      	ldr	r1, [pc, #236]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 800514e:	4313      	orrs	r3, r2
 8005150:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005152:	4b3a      	ldr	r3, [pc, #232]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a39      	ldr	r2, [pc, #228]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005158:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800515c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800515e:	4b37      	ldr	r3, [pc, #220]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	4a36      	ldr	r2, [pc, #216]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005164:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005168:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800516a:	f7fe f91d 	bl	80033a8 <HAL_GetTick>
 800516e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005170:	e008      	b.n	8005184 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005172:	f7fe f919 	bl	80033a8 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e056      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005184:	4b2d      	ldr	r3, [pc, #180]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d0f0      	beq.n	8005172 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005190:	e04e      	b.n	8005230 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e04d      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005196:	4b29      	ldr	r3, [pc, #164]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d146      	bne.n	8005230 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80051a2:	4b26      	ldr	r3, [pc, #152]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a25      	ldr	r2, [pc, #148]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051ac:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051ae:	4b23      	ldr	r3, [pc, #140]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	4a22      	ldr	r2, [pc, #136]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051b8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80051ba:	f7fe f8f5 	bl	80033a8 <HAL_GetTick>
 80051be:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051c0:	e008      	b.n	80051d4 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c2:	f7fe f8f1 	bl	80033a8 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d901      	bls.n	80051d4 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e02e      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051d4:	4b19      	ldr	r3, [pc, #100]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0f0      	beq.n	80051c2 <HAL_RCC_OscConfig+0x842>
 80051e0:	e026      	b.n	8005230 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	2b0c      	cmp	r3, #12
 80051e6:	d021      	beq.n	800522c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e8:	4b14      	ldr	r3, [pc, #80]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a13      	ldr	r2, [pc, #76]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 80051ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f4:	f7fe f8d8 	bl	80033a8 <HAL_GetTick>
 80051f8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051fa:	e008      	b.n	800520e <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051fc:	f7fe f8d4 	bl	80033a8 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d901      	bls.n	800520e <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e011      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800520e:	4b0b      	ldr	r3, [pc, #44]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1f0      	bne.n	80051fc <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800521a:	4b08      	ldr	r3, [pc, #32]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	4a07      	ldr	r2, [pc, #28]	; (800523c <HAL_RCC_OscConfig+0x8bc>)
 8005220:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005224:	f023 0303 	bic.w	r3, r3, #3
 8005228:	60d3      	str	r3, [r2, #12]
 800522a:	e001      	b.n	8005230 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3728      	adds	r7, #40	; 0x28
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000
 8005240:	f99f808c 	.word	0xf99f808c

08005244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0e7      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005258:	4b75      	ldr	r3, [pc, #468]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	429a      	cmp	r2, r3
 8005264:	d910      	bls.n	8005288 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005266:	4b72      	ldr	r3, [pc, #456]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f023 0207 	bic.w	r2, r3, #7
 800526e:	4970      	ldr	r1, [pc, #448]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	4313      	orrs	r3, r2
 8005274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005276:	4b6e      	ldr	r3, [pc, #440]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0307 	and.w	r3, r3, #7
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	429a      	cmp	r2, r3
 8005282:	d001      	beq.n	8005288 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e0cf      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d010      	beq.n	80052b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	4b66      	ldr	r3, [pc, #408]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d908      	bls.n	80052b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a4:	4b63      	ldr	r3, [pc, #396]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	4960      	ldr	r1, [pc, #384]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d04c      	beq.n	800535c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b03      	cmp	r3, #3
 80052c8:	d107      	bne.n	80052da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ca:	4b5a      	ldr	r3, [pc, #360]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d121      	bne.n	800531a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e0a6      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d107      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052e2:	4b54      	ldr	r3, [pc, #336]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d115      	bne.n	800531a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e09a      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d107      	bne.n	800530a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052fa:	4b4e      	ldr	r3, [pc, #312]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d109      	bne.n	800531a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e08e      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800530a:	4b4a      	ldr	r3, [pc, #296]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e086      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800531a:	4b46      	ldr	r3, [pc, #280]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f023 0203 	bic.w	r2, r3, #3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	4943      	ldr	r1, [pc, #268]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 8005328:	4313      	orrs	r3, r2
 800532a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800532c:	f7fe f83c 	bl	80033a8 <HAL_GetTick>
 8005330:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005332:	e00a      	b.n	800534a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005334:	f7fe f838 	bl	80033a8 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005342:	4293      	cmp	r3, r2
 8005344:	d901      	bls.n	800534a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e06e      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800534a:	4b3a      	ldr	r3, [pc, #232]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f003 020c 	and.w	r2, r3, #12
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	429a      	cmp	r2, r3
 800535a:	d1eb      	bne.n	8005334 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d010      	beq.n	800538a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	4b31      	ldr	r3, [pc, #196]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005374:	429a      	cmp	r2, r3
 8005376:	d208      	bcs.n	800538a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005378:	4b2e      	ldr	r3, [pc, #184]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	492b      	ldr	r1, [pc, #172]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 8005386:	4313      	orrs	r3, r2
 8005388:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800538a:	4b29      	ldr	r3, [pc, #164]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	683a      	ldr	r2, [r7, #0]
 8005394:	429a      	cmp	r2, r3
 8005396:	d210      	bcs.n	80053ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005398:	4b25      	ldr	r3, [pc, #148]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f023 0207 	bic.w	r2, r3, #7
 80053a0:	4923      	ldr	r1, [pc, #140]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a8:	4b21      	ldr	r3, [pc, #132]	; (8005430 <HAL_RCC_ClockConfig+0x1ec>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0307 	and.w	r3, r3, #7
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d001      	beq.n	80053ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e036      	b.n	8005428 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d008      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c6:	4b1b      	ldr	r3, [pc, #108]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	4918      	ldr	r1, [pc, #96]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d009      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053e4:	4b13      	ldr	r3, [pc, #76]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	4910      	ldr	r1, [pc, #64]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053f8:	f000 f824 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 80053fc:	4602      	mov	r2, r0
 80053fe:	4b0d      	ldr	r3, [pc, #52]	; (8005434 <HAL_RCC_ClockConfig+0x1f0>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	091b      	lsrs	r3, r3, #4
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	490b      	ldr	r1, [pc, #44]	; (8005438 <HAL_RCC_ClockConfig+0x1f4>)
 800540a:	5ccb      	ldrb	r3, [r1, r3]
 800540c:	f003 031f 	and.w	r3, r3, #31
 8005410:	fa22 f303 	lsr.w	r3, r2, r3
 8005414:	4a09      	ldr	r2, [pc, #36]	; (800543c <HAL_RCC_ClockConfig+0x1f8>)
 8005416:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005418:	4b09      	ldr	r3, [pc, #36]	; (8005440 <HAL_RCC_ClockConfig+0x1fc>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f7fd ff73 	bl	8003308 <HAL_InitTick>
 8005422:	4603      	mov	r3, r0
 8005424:	72fb      	strb	r3, [r7, #11]

  return status;
 8005426:	7afb      	ldrb	r3, [r7, #11]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	40022000 	.word	0x40022000
 8005434:	40021000 	.word	0x40021000
 8005438:	0800e0fc 	.word	0x0800e0fc
 800543c:	20000024 	.word	0x20000024
 8005440:	20000028 	.word	0x20000028

08005444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005444:	b480      	push	{r7}
 8005446:	b089      	sub	sp, #36	; 0x24
 8005448:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800544a:	2300      	movs	r3, #0
 800544c:	61fb      	str	r3, [r7, #28]
 800544e:	2300      	movs	r3, #0
 8005450:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005452:	4b3e      	ldr	r3, [pc, #248]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 030c 	and.w	r3, r3, #12
 800545a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800545c:	4b3b      	ldr	r3, [pc, #236]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0303 	and.w	r3, r3, #3
 8005464:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <HAL_RCC_GetSysClockFreq+0x34>
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2b0c      	cmp	r3, #12
 8005470:	d121      	bne.n	80054b6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d11e      	bne.n	80054b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005478:	4b34      	ldr	r3, [pc, #208]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0308 	and.w	r3, r3, #8
 8005480:	2b00      	cmp	r3, #0
 8005482:	d107      	bne.n	8005494 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005484:	4b31      	ldr	r3, [pc, #196]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 8005486:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800548a:	0a1b      	lsrs	r3, r3, #8
 800548c:	f003 030f 	and.w	r3, r3, #15
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	e005      	b.n	80054a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005494:	4b2d      	ldr	r3, [pc, #180]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	091b      	lsrs	r3, r3, #4
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80054a0:	4a2b      	ldr	r2, [pc, #172]	; (8005550 <HAL_RCC_GetSysClockFreq+0x10c>)
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d10d      	bne.n	80054cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054b4:	e00a      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d102      	bne.n	80054c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80054bc:	4b25      	ldr	r3, [pc, #148]	; (8005554 <HAL_RCC_GetSysClockFreq+0x110>)
 80054be:	61bb      	str	r3, [r7, #24]
 80054c0:	e004      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d101      	bne.n	80054cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054c8:	4b23      	ldr	r3, [pc, #140]	; (8005558 <HAL_RCC_GetSysClockFreq+0x114>)
 80054ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	2b0c      	cmp	r3, #12
 80054d0:	d134      	bne.n	800553c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054d2:	4b1e      	ldr	r3, [pc, #120]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d003      	beq.n	80054ea <HAL_RCC_GetSysClockFreq+0xa6>
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d003      	beq.n	80054f0 <HAL_RCC_GetSysClockFreq+0xac>
 80054e8:	e005      	b.n	80054f6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80054ea:	4b1a      	ldr	r3, [pc, #104]	; (8005554 <HAL_RCC_GetSysClockFreq+0x110>)
 80054ec:	617b      	str	r3, [r7, #20]
      break;
 80054ee:	e005      	b.n	80054fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80054f0:	4b19      	ldr	r3, [pc, #100]	; (8005558 <HAL_RCC_GetSysClockFreq+0x114>)
 80054f2:	617b      	str	r3, [r7, #20]
      break;
 80054f4:	e002      	b.n	80054fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	617b      	str	r3, [r7, #20]
      break;
 80054fa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054fc:	4b13      	ldr	r3, [pc, #76]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	091b      	lsrs	r3, r3, #4
 8005502:	f003 0307 	and.w	r3, r3, #7
 8005506:	3301      	adds	r3, #1
 8005508:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800550a:	4b10      	ldr	r3, [pc, #64]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	0a1b      	lsrs	r3, r3, #8
 8005510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	fb03 f202 	mul.w	r2, r3, r2
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005520:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005522:	4b0a      	ldr	r3, [pc, #40]	; (800554c <HAL_RCC_GetSysClockFreq+0x108>)
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	0e5b      	lsrs	r3, r3, #25
 8005528:	f003 0303 	and.w	r3, r3, #3
 800552c:	3301      	adds	r3, #1
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	fbb2 f3f3 	udiv	r3, r2, r3
 800553a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800553c:	69bb      	ldr	r3, [r7, #24]
}
 800553e:	4618      	mov	r0, r3
 8005540:	3724      	adds	r7, #36	; 0x24
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	40021000 	.word	0x40021000
 8005550:	0800e114 	.word	0x0800e114
 8005554:	00f42400 	.word	0x00f42400
 8005558:	007a1200 	.word	0x007a1200

0800555c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005560:	4b03      	ldr	r3, [pc, #12]	; (8005570 <HAL_RCC_GetHCLKFreq+0x14>)
 8005562:	681b      	ldr	r3, [r3, #0]
}
 8005564:	4618      	mov	r0, r3
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000024 	.word	0x20000024

08005574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005578:	f7ff fff0 	bl	800555c <HAL_RCC_GetHCLKFreq>
 800557c:	4602      	mov	r2, r0
 800557e:	4b06      	ldr	r3, [pc, #24]	; (8005598 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	0a1b      	lsrs	r3, r3, #8
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	4904      	ldr	r1, [pc, #16]	; (800559c <HAL_RCC_GetPCLK1Freq+0x28>)
 800558a:	5ccb      	ldrb	r3, [r1, r3]
 800558c:	f003 031f 	and.w	r3, r3, #31
 8005590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005594:	4618      	mov	r0, r3
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40021000 	.word	0x40021000
 800559c:	0800e10c 	.word	0x0800e10c

080055a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80055a4:	f7ff ffda 	bl	800555c <HAL_RCC_GetHCLKFreq>
 80055a8:	4602      	mov	r2, r0
 80055aa:	4b06      	ldr	r3, [pc, #24]	; (80055c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	0adb      	lsrs	r3, r3, #11
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	4904      	ldr	r1, [pc, #16]	; (80055c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80055b6:	5ccb      	ldrb	r3, [r1, r3]
 80055b8:	f003 031f 	and.w	r3, r3, #31
 80055bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40021000 	.word	0x40021000
 80055c8:	0800e10c 	.word	0x0800e10c

080055cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055d4:	2300      	movs	r3, #0
 80055d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055d8:	4b2a      	ldr	r3, [pc, #168]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d003      	beq.n	80055ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055e4:	f7ff f968 	bl	80048b8 <HAL_PWREx_GetVoltageRange>
 80055e8:	6178      	str	r0, [r7, #20]
 80055ea:	e014      	b.n	8005616 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055ec:	4b25      	ldr	r3, [pc, #148]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f0:	4a24      	ldr	r2, [pc, #144]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f6:	6593      	str	r3, [r2, #88]	; 0x58
 80055f8:	4b22      	ldr	r3, [pc, #136]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005604:	f7ff f958 	bl	80048b8 <HAL_PWREx_GetVoltageRange>
 8005608:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800560a:	4b1e      	ldr	r3, [pc, #120]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800560c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800560e:	4a1d      	ldr	r2, [pc, #116]	; (8005684 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005614:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800561c:	d10b      	bne.n	8005636 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b80      	cmp	r3, #128	; 0x80
 8005622:	d919      	bls.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2ba0      	cmp	r3, #160	; 0xa0
 8005628:	d902      	bls.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800562a:	2302      	movs	r3, #2
 800562c:	613b      	str	r3, [r7, #16]
 800562e:	e013      	b.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005630:	2301      	movs	r3, #1
 8005632:	613b      	str	r3, [r7, #16]
 8005634:	e010      	b.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b80      	cmp	r3, #128	; 0x80
 800563a:	d902      	bls.n	8005642 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800563c:	2303      	movs	r3, #3
 800563e:	613b      	str	r3, [r7, #16]
 8005640:	e00a      	b.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b80      	cmp	r3, #128	; 0x80
 8005646:	d102      	bne.n	800564e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005648:	2302      	movs	r3, #2
 800564a:	613b      	str	r3, [r7, #16]
 800564c:	e004      	b.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b70      	cmp	r3, #112	; 0x70
 8005652:	d101      	bne.n	8005658 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005654:	2301      	movs	r3, #1
 8005656:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005658:	4b0b      	ldr	r3, [pc, #44]	; (8005688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f023 0207 	bic.w	r2, r3, #7
 8005660:	4909      	ldr	r1, [pc, #36]	; (8005688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005668:	4b07      	ldr	r3, [pc, #28]	; (8005688 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0307 	and.w	r3, r3, #7
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	429a      	cmp	r2, r3
 8005674:	d001      	beq.n	800567a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e000      	b.n	800567c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40021000 	.word	0x40021000
 8005688:	40022000 	.word	0x40022000

0800568c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005694:	2300      	movs	r3, #0
 8005696:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005698:	2300      	movs	r3, #0
 800569a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 809e 	beq.w	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056aa:	2300      	movs	r3, #0
 80056ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056ae:	4b46      	ldr	r3, [pc, #280]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80056be:	2300      	movs	r3, #0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00d      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056c4:	4b40      	ldr	r3, [pc, #256]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c8:	4a3f      	ldr	r2, [pc, #252]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ce:	6593      	str	r3, [r2, #88]	; 0x58
 80056d0:	4b3d      	ldr	r3, [pc, #244]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056dc:	2301      	movs	r3, #1
 80056de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056e0:	4b3a      	ldr	r3, [pc, #232]	; (80057cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a39      	ldr	r2, [pc, #228]	; (80057cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056ec:	f7fd fe5c 	bl	80033a8 <HAL_GetTick>
 80056f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056f2:	e009      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f4:	f7fd fe58 	bl	80033a8 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d902      	bls.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	74fb      	strb	r3, [r7, #19]
        break;
 8005706:	e005      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005708:	4b30      	ldr	r3, [pc, #192]	; (80057cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0ef      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8005714:	7cfb      	ldrb	r3, [r7, #19]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d15a      	bne.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800571a:	4b2b      	ldr	r3, [pc, #172]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005720:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005724:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01e      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	429a      	cmp	r2, r3
 8005734:	d019      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005736:	4b24      	ldr	r3, [pc, #144]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005740:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005742:	4b21      	ldr	r3, [pc, #132]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005748:	4a1f      	ldr	r2, [pc, #124]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800574a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800574e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005752:	4b1d      	ldr	r3, [pc, #116]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005758:	4a1b      	ldr	r2, [pc, #108]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800575a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800575e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005762:	4a19      	ldr	r2, [pc, #100]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f003 0301 	and.w	r3, r3, #1
 8005770:	2b00      	cmp	r3, #0
 8005772:	d016      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fd fe18 	bl	80033a8 <HAL_GetTick>
 8005778:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800577a:	e00b      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577c:	f7fd fe14 	bl	80033a8 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	; 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d902      	bls.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	74fb      	strb	r3, [r7, #19]
            break;
 8005792:	e006      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005794:	4b0c      	ldr	r3, [pc, #48]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d0ec      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80057a2:	7cfb      	ldrb	r3, [r7, #19]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10b      	bne.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057a8:	4b07      	ldr	r3, [pc, #28]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80057aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b6:	4904      	ldr	r1, [pc, #16]	; (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80057be:	e009      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057c0:	7cfb      	ldrb	r3, [r7, #19]
 80057c2:	74bb      	strb	r3, [r7, #18]
 80057c4:	e006      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80057c6:	bf00      	nop
 80057c8:	40021000 	.word	0x40021000
 80057cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d0:	7cfb      	ldrb	r3, [r7, #19]
 80057d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057d4:	7c7b      	ldrb	r3, [r7, #17]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d105      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057da:	4b6e      	ldr	r3, [pc, #440]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057de:	4a6d      	ldr	r2, [pc, #436]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057f2:	4b68      	ldr	r3, [pc, #416]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f8:	f023 0203 	bic.w	r2, r3, #3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	4964      	ldr	r1, [pc, #400]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005802:	4313      	orrs	r3, r2
 8005804:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d00a      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005814:	4b5f      	ldr	r3, [pc, #380]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800581a:	f023 020c 	bic.w	r2, r3, #12
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	495c      	ldr	r1, [pc, #368]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005824:	4313      	orrs	r3, r2
 8005826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00a      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005836:	4b57      	ldr	r3, [pc, #348]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800583c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	4953      	ldr	r1, [pc, #332]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0320 	and.w	r3, r3, #32
 8005854:	2b00      	cmp	r3, #0
 8005856:	d00a      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005858:	4b4e      	ldr	r3, [pc, #312]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800585a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	494b      	ldr	r1, [pc, #300]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005868:	4313      	orrs	r3, r2
 800586a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800587a:	4b46      	ldr	r3, [pc, #280]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005880:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	4942      	ldr	r1, [pc, #264]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800589c:	4b3d      	ldr	r3, [pc, #244]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800589e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058aa:	493a      	ldr	r1, [pc, #232]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058be:	4b35      	ldr	r3, [pc, #212]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	695b      	ldr	r3, [r3, #20]
 80058cc:	4931      	ldr	r1, [pc, #196]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00a      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80058e0:	4b2c      	ldr	r3, [pc, #176]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	4929      	ldr	r1, [pc, #164]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005902:	4b24      	ldr	r3, [pc, #144]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005908:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	4920      	ldr	r1, [pc, #128]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005912:	4313      	orrs	r3, r2
 8005914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d015      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005924:	4b1b      	ldr	r3, [pc, #108]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800592a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005932:	4918      	ldr	r1, [pc, #96]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005934:	4313      	orrs	r3, r2
 8005936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005942:	d105      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005944:	4b13      	ldr	r3, [pc, #76]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	4a12      	ldr	r2, [pc, #72]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800594a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800594e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d015      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800595c:	4b0d      	ldr	r3, [pc, #52]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005962:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596a:	490a      	ldr	r1, [pc, #40]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800596c:	4313      	orrs	r3, r2
 800596e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005976:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800597a:	d105      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800597c:	4b05      	ldr	r3, [pc, #20]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	4a04      	ldr	r2, [pc, #16]	; (8005994 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005982:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005986:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005988:	7cbb      	ldrb	r3, [r7, #18]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3718      	adds	r7, #24
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	40021000 	.word	0x40021000

08005998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e040      	b.n	8005a2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fd faf6 	bl	8002fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2224      	movs	r2, #36	; 0x24
 80059c4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0201 	bic.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 fdd8 	bl	8006594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 fb7b 	bl	80060e0 <UART_SetConfig>
 80059ea:	4603      	mov	r3, r0
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e01b      	b.n	8005a2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689a      	ldr	r2, [r3, #8]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0201 	orr.w	r2, r2, #1
 8005a22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fe57 	bl	80066d8 <UART_CheckIdleState>
 8005a2a:	4603      	mov	r3, r0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08a      	sub	sp, #40	; 0x28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a48:	2b20      	cmp	r3, #32
 8005a4a:	d137      	bne.n	8005abc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <HAL_UART_Receive_IT+0x24>
 8005a52:	88fb      	ldrh	r3, [r7, #6]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d101      	bne.n	8005a5c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e030      	b.n	8005abe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a18      	ldr	r2, [pc, #96]	; (8005ac8 <HAL_UART_Receive_IT+0x94>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d01f      	beq.n	8005aac <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d018      	beq.n	8005aac <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	e853 3f00 	ldrex	r3, [r3]
 8005a86:	613b      	str	r3, [r7, #16]
   return(result);
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	461a      	mov	r2, r3
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	623b      	str	r3, [r7, #32]
 8005a9a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9c:	69f9      	ldr	r1, [r7, #28]
 8005a9e:	6a3a      	ldr	r2, [r7, #32]
 8005aa0:	e841 2300 	strex	r3, r2, [r1]
 8005aa4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1e6      	bne.n	8005a7a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005aac:	88fb      	ldrh	r3, [r7, #6]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 ff20 	bl	80068f8 <UART_Start_Receive_IT>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	e000      	b.n	8005abe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3728      	adds	r7, #40	; 0x28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	40008000 	.word	0x40008000

08005acc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b0ba      	sub	sp, #232	; 0xe8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005af2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005af6:	f640 030f 	movw	r3, #2063	; 0x80f
 8005afa:	4013      	ands	r3, r2
 8005afc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005b00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d115      	bne.n	8005b34 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b0c:	f003 0320 	and.w	r3, r3, #32
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00f      	beq.n	8005b34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b18:	f003 0320 	and.w	r3, r3, #32
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d009      	beq.n	8005b34 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 82ae 	beq.w	8006086 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	4798      	blx	r3
      }
      return;
 8005b32:	e2a8      	b.n	8006086 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005b34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 8117 	beq.w	8005d6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005b4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005b4e:	4b85      	ldr	r3, [pc, #532]	; (8005d64 <HAL_UART_IRQHandler+0x298>)
 8005b50:	4013      	ands	r3, r2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 810a 	beq.w	8005d6c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d011      	beq.n	8005b88 <HAL_UART_IRQHandler+0xbc>
 8005b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00b      	beq.n	8005b88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2201      	movs	r2, #1
 8005b76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b7e:	f043 0201 	orr.w	r2, r3, #1
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d011      	beq.n	8005bb8 <HAL_UART_IRQHandler+0xec>
 8005b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00b      	beq.n	8005bb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bae:	f043 0204 	orr.w	r2, r3, #4
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d011      	beq.n	8005be8 <HAL_UART_IRQHandler+0x11c>
 8005bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00b      	beq.n	8005be8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2204      	movs	r2, #4
 8005bd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bde:	f043 0202 	orr.w	r2, r3, #2
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bec:	f003 0308 	and.w	r3, r3, #8
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d017      	beq.n	8005c24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bf8:	f003 0320 	and.w	r3, r3, #32
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d105      	bne.n	8005c0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005c00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00b      	beq.n	8005c24 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2208      	movs	r2, #8
 8005c12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c1a:	f043 0208 	orr.w	r2, r3, #8
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d012      	beq.n	8005c56 <HAL_UART_IRQHandler+0x18a>
 8005c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00c      	beq.n	8005c56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c4c:	f043 0220 	orr.w	r2, r3, #32
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 8214 	beq.w	800608a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c66:	f003 0320 	and.w	r3, r3, #32
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00d      	beq.n	8005c8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c72:	f003 0320 	and.w	r3, r3, #32
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d003      	beq.n	8005c8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9e:	2b40      	cmp	r3, #64	; 0x40
 8005ca0:	d005      	beq.n	8005cae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ca6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d04f      	beq.n	8005d4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 fee8 	bl	8006a84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cbe:	2b40      	cmp	r3, #64	; 0x40
 8005cc0:	d141      	bne.n	8005d46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3308      	adds	r3, #8
 8005cc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005cd0:	e853 3f00 	ldrex	r3, [r3]
 8005cd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005cd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005cdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3308      	adds	r3, #8
 8005cea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005cee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005cfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005d06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1d9      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d013      	beq.n	8005d3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d1a:	4a13      	ldr	r2, [pc, #76]	; (8005d68 <HAL_UART_IRQHandler+0x29c>)
 8005d1c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7fd fcbf 	bl	80036a6 <HAL_DMA_Abort_IT>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d017      	beq.n	8005d5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005d38:	4610      	mov	r0, r2
 8005d3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d3c:	e00f      	b.n	8005d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f9b8 	bl	80060b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d44:	e00b      	b.n	8005d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f9b4 	bl	80060b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4c:	e007      	b.n	8005d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9b0 	bl	80060b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005d5c:	e195      	b.n	800608a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d5e:	bf00      	nop
    return;
 8005d60:	e193      	b.n	800608a <HAL_UART_IRQHandler+0x5be>
 8005d62:	bf00      	nop
 8005d64:	04000120 	.word	0x04000120
 8005d68:	08006b4d 	.word	0x08006b4d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	f040 814e 	bne.w	8006012 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8147 	beq.w	8006012 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 8140 	beq.w	8006012 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2210      	movs	r2, #16
 8005d98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da4:	2b40      	cmp	r3, #64	; 0x40
 8005da6:	f040 80b8 	bne.w	8005f1a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005db6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	f000 8167 	beq.w	800608e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005dc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	f080 815f 	bcs.w	800608e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005dd6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f040 8086 	bne.w	8005ef8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005e00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	461a      	mov	r2, r3
 8005e12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005e16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005e1a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005e22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005e26:	e841 2300 	strex	r3, r2, [r1]
 8005e2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005e2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1da      	bne.n	8005dec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3308      	adds	r3, #8
 8005e3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005e46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e48:	f023 0301 	bic.w	r3, r3, #1
 8005e4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	3308      	adds	r3, #8
 8005e56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005e66:	e841 2300 	strex	r3, r2, [r1]
 8005e6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005e6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1e1      	bne.n	8005e36 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3308      	adds	r3, #8
 8005e78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e7c:	e853 3f00 	ldrex	r3, [r3]
 8005e80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005e82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	3308      	adds	r3, #8
 8005e92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005e96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005e98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005e9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e9e:	e841 2300 	strex	r3, r2, [r1]
 8005ea2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ea4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1e3      	bne.n	8005e72 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ec0:	e853 3f00 	ldrex	r3, [r3]
 8005ec4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ec8:	f023 0310 	bic.w	r3, r3, #16
 8005ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005eda:	65bb      	str	r3, [r7, #88]	; 0x58
 8005edc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ede:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ee0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ee2:	e841 2300 	strex	r3, r2, [r1]
 8005ee6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ee8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1e4      	bne.n	8005eb8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fd fb99 	bl	800362a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f8d8 	bl	80060c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f18:	e0b9      	b.n	800608e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 80ab 	beq.w	8006092 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8005f3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 80a6 	beq.w	8006092 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f68:	647b      	str	r3, [r7, #68]	; 0x44
 8005f6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f70:	e841 2300 	strex	r3, r2, [r1]
 8005f74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e4      	bne.n	8005f46 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	3308      	adds	r3, #8
 8005f82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f86:	e853 3f00 	ldrex	r3, [r3]
 8005f8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	f023 0301 	bic.w	r3, r3, #1
 8005f92:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	3308      	adds	r3, #8
 8005f9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005fa0:	633a      	str	r2, [r7, #48]	; 0x30
 8005fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fa6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fa8:	e841 2300 	strex	r3, r2, [r1]
 8005fac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1e3      	bne.n	8005f7c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	e853 3f00 	ldrex	r3, [r3]
 8005fd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f023 0310 	bic.w	r3, r3, #16
 8005fdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005fea:	61fb      	str	r3, [r7, #28]
 8005fec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fee:	69b9      	ldr	r1, [r7, #24]
 8005ff0:	69fa      	ldr	r2, [r7, #28]
 8005ff2:	e841 2300 	strex	r3, r2, [r1]
 8005ff6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1e4      	bne.n	8005fc8 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2202      	movs	r2, #2
 8006002:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006004:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006008:	4619      	mov	r1, r3
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 f85c 	bl	80060c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006010:	e03f      	b.n	8006092 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006016:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00e      	beq.n	800603c <HAL_UART_IRQHandler+0x570>
 800601e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d008      	beq.n	800603c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006032:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 ff85 	bl	8006f44 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800603a:	e02d      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800603c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00e      	beq.n	8006066 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800604c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006058:	2b00      	cmp	r3, #0
 800605a:	d01c      	beq.n	8006096 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	4798      	blx	r3
    }
    return;
 8006064:	e017      	b.n	8006096 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800606a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800606e:	2b00      	cmp	r3, #0
 8006070:	d012      	beq.n	8006098 <HAL_UART_IRQHandler+0x5cc>
 8006072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00c      	beq.n	8006098 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fd7a 	bl	8006b78 <UART_EndTransmit_IT>
    return;
 8006084:	e008      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006086:	bf00      	nop
 8006088:	e006      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
    return;
 800608a:	bf00      	nop
 800608c:	e004      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
      return;
 800608e:	bf00      	nop
 8006090:	e002      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006092:	bf00      	nop
 8006094:	e000      	b.n	8006098 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006096:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006098:	37e8      	adds	r7, #232	; 0xe8
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop

080060a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	460b      	mov	r3, r1
 80060d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060e4:	b08a      	sub	sp, #40	; 0x28
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	431a      	orrs	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	431a      	orrs	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	69db      	ldr	r3, [r3, #28]
 8006104:	4313      	orrs	r3, r2
 8006106:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4b9e      	ldr	r3, [pc, #632]	; (8006388 <UART_SetConfig+0x2a8>)
 8006110:	4013      	ands	r3, r2
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	6812      	ldr	r2, [r2, #0]
 8006116:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006118:	430b      	orrs	r3, r1
 800611a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	68da      	ldr	r2, [r3, #12]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a93      	ldr	r2, [pc, #588]	; (800638c <UART_SetConfig+0x2ac>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d004      	beq.n	800614c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006148:	4313      	orrs	r3, r2
 800614a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800615c:	430a      	orrs	r2, r1
 800615e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a8a      	ldr	r2, [pc, #552]	; (8006390 <UART_SetConfig+0x2b0>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d126      	bne.n	80061b8 <UART_SetConfig+0xd8>
 800616a:	4b8a      	ldr	r3, [pc, #552]	; (8006394 <UART_SetConfig+0x2b4>)
 800616c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006170:	f003 0303 	and.w	r3, r3, #3
 8006174:	2b03      	cmp	r3, #3
 8006176:	d81b      	bhi.n	80061b0 <UART_SetConfig+0xd0>
 8006178:	a201      	add	r2, pc, #4	; (adr r2, 8006180 <UART_SetConfig+0xa0>)
 800617a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617e:	bf00      	nop
 8006180:	08006191 	.word	0x08006191
 8006184:	080061a1 	.word	0x080061a1
 8006188:	08006199 	.word	0x08006199
 800618c:	080061a9 	.word	0x080061a9
 8006190:	2301      	movs	r3, #1
 8006192:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006196:	e0ab      	b.n	80062f0 <UART_SetConfig+0x210>
 8006198:	2302      	movs	r3, #2
 800619a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800619e:	e0a7      	b.n	80062f0 <UART_SetConfig+0x210>
 80061a0:	2304      	movs	r3, #4
 80061a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061a6:	e0a3      	b.n	80062f0 <UART_SetConfig+0x210>
 80061a8:	2308      	movs	r3, #8
 80061aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061ae:	e09f      	b.n	80062f0 <UART_SetConfig+0x210>
 80061b0:	2310      	movs	r3, #16
 80061b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061b6:	e09b      	b.n	80062f0 <UART_SetConfig+0x210>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a76      	ldr	r2, [pc, #472]	; (8006398 <UART_SetConfig+0x2b8>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d138      	bne.n	8006234 <UART_SetConfig+0x154>
 80061c2:	4b74      	ldr	r3, [pc, #464]	; (8006394 <UART_SetConfig+0x2b4>)
 80061c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c8:	f003 030c 	and.w	r3, r3, #12
 80061cc:	2b0c      	cmp	r3, #12
 80061ce:	d82d      	bhi.n	800622c <UART_SetConfig+0x14c>
 80061d0:	a201      	add	r2, pc, #4	; (adr r2, 80061d8 <UART_SetConfig+0xf8>)
 80061d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d6:	bf00      	nop
 80061d8:	0800620d 	.word	0x0800620d
 80061dc:	0800622d 	.word	0x0800622d
 80061e0:	0800622d 	.word	0x0800622d
 80061e4:	0800622d 	.word	0x0800622d
 80061e8:	0800621d 	.word	0x0800621d
 80061ec:	0800622d 	.word	0x0800622d
 80061f0:	0800622d 	.word	0x0800622d
 80061f4:	0800622d 	.word	0x0800622d
 80061f8:	08006215 	.word	0x08006215
 80061fc:	0800622d 	.word	0x0800622d
 8006200:	0800622d 	.word	0x0800622d
 8006204:	0800622d 	.word	0x0800622d
 8006208:	08006225 	.word	0x08006225
 800620c:	2300      	movs	r3, #0
 800620e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006212:	e06d      	b.n	80062f0 <UART_SetConfig+0x210>
 8006214:	2302      	movs	r3, #2
 8006216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800621a:	e069      	b.n	80062f0 <UART_SetConfig+0x210>
 800621c:	2304      	movs	r3, #4
 800621e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006222:	e065      	b.n	80062f0 <UART_SetConfig+0x210>
 8006224:	2308      	movs	r3, #8
 8006226:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800622a:	e061      	b.n	80062f0 <UART_SetConfig+0x210>
 800622c:	2310      	movs	r3, #16
 800622e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006232:	e05d      	b.n	80062f0 <UART_SetConfig+0x210>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a58      	ldr	r2, [pc, #352]	; (800639c <UART_SetConfig+0x2bc>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d125      	bne.n	800628a <UART_SetConfig+0x1aa>
 800623e:	4b55      	ldr	r3, [pc, #340]	; (8006394 <UART_SetConfig+0x2b4>)
 8006240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006244:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006248:	2b30      	cmp	r3, #48	; 0x30
 800624a:	d016      	beq.n	800627a <UART_SetConfig+0x19a>
 800624c:	2b30      	cmp	r3, #48	; 0x30
 800624e:	d818      	bhi.n	8006282 <UART_SetConfig+0x1a2>
 8006250:	2b20      	cmp	r3, #32
 8006252:	d00a      	beq.n	800626a <UART_SetConfig+0x18a>
 8006254:	2b20      	cmp	r3, #32
 8006256:	d814      	bhi.n	8006282 <UART_SetConfig+0x1a2>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d002      	beq.n	8006262 <UART_SetConfig+0x182>
 800625c:	2b10      	cmp	r3, #16
 800625e:	d008      	beq.n	8006272 <UART_SetConfig+0x192>
 8006260:	e00f      	b.n	8006282 <UART_SetConfig+0x1a2>
 8006262:	2300      	movs	r3, #0
 8006264:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006268:	e042      	b.n	80062f0 <UART_SetConfig+0x210>
 800626a:	2302      	movs	r3, #2
 800626c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006270:	e03e      	b.n	80062f0 <UART_SetConfig+0x210>
 8006272:	2304      	movs	r3, #4
 8006274:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006278:	e03a      	b.n	80062f0 <UART_SetConfig+0x210>
 800627a:	2308      	movs	r3, #8
 800627c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006280:	e036      	b.n	80062f0 <UART_SetConfig+0x210>
 8006282:	2310      	movs	r3, #16
 8006284:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006288:	e032      	b.n	80062f0 <UART_SetConfig+0x210>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a3f      	ldr	r2, [pc, #252]	; (800638c <UART_SetConfig+0x2ac>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d12a      	bne.n	80062ea <UART_SetConfig+0x20a>
 8006294:	4b3f      	ldr	r3, [pc, #252]	; (8006394 <UART_SetConfig+0x2b4>)
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800629e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062a2:	d01a      	beq.n	80062da <UART_SetConfig+0x1fa>
 80062a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80062a8:	d81b      	bhi.n	80062e2 <UART_SetConfig+0x202>
 80062aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062ae:	d00c      	beq.n	80062ca <UART_SetConfig+0x1ea>
 80062b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062b4:	d815      	bhi.n	80062e2 <UART_SetConfig+0x202>
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d003      	beq.n	80062c2 <UART_SetConfig+0x1e2>
 80062ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062be:	d008      	beq.n	80062d2 <UART_SetConfig+0x1f2>
 80062c0:	e00f      	b.n	80062e2 <UART_SetConfig+0x202>
 80062c2:	2300      	movs	r3, #0
 80062c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062c8:	e012      	b.n	80062f0 <UART_SetConfig+0x210>
 80062ca:	2302      	movs	r3, #2
 80062cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062d0:	e00e      	b.n	80062f0 <UART_SetConfig+0x210>
 80062d2:	2304      	movs	r3, #4
 80062d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062d8:	e00a      	b.n	80062f0 <UART_SetConfig+0x210>
 80062da:	2308      	movs	r3, #8
 80062dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062e0:	e006      	b.n	80062f0 <UART_SetConfig+0x210>
 80062e2:	2310      	movs	r3, #16
 80062e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062e8:	e002      	b.n	80062f0 <UART_SetConfig+0x210>
 80062ea:	2310      	movs	r3, #16
 80062ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a25      	ldr	r2, [pc, #148]	; (800638c <UART_SetConfig+0x2ac>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	f040 808a 	bne.w	8006410 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006300:	2b08      	cmp	r3, #8
 8006302:	d824      	bhi.n	800634e <UART_SetConfig+0x26e>
 8006304:	a201      	add	r2, pc, #4	; (adr r2, 800630c <UART_SetConfig+0x22c>)
 8006306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800630a:	bf00      	nop
 800630c:	08006331 	.word	0x08006331
 8006310:	0800634f 	.word	0x0800634f
 8006314:	08006339 	.word	0x08006339
 8006318:	0800634f 	.word	0x0800634f
 800631c:	0800633f 	.word	0x0800633f
 8006320:	0800634f 	.word	0x0800634f
 8006324:	0800634f 	.word	0x0800634f
 8006328:	0800634f 	.word	0x0800634f
 800632c:	08006347 	.word	0x08006347
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006330:	f7ff f920 	bl	8005574 <HAL_RCC_GetPCLK1Freq>
 8006334:	61f8      	str	r0, [r7, #28]
        break;
 8006336:	e010      	b.n	800635a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006338:	4b19      	ldr	r3, [pc, #100]	; (80063a0 <UART_SetConfig+0x2c0>)
 800633a:	61fb      	str	r3, [r7, #28]
        break;
 800633c:	e00d      	b.n	800635a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800633e:	f7ff f881 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8006342:	61f8      	str	r0, [r7, #28]
        break;
 8006344:	e009      	b.n	800635a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800634a:	61fb      	str	r3, [r7, #28]
        break;
 800634c:	e005      	b.n	800635a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800634e:	2300      	movs	r3, #0
 8006350:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006358:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 8109 	beq.w	8006574 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	4613      	mov	r3, r2
 8006368:	005b      	lsls	r3, r3, #1
 800636a:	4413      	add	r3, r2
 800636c:	69fa      	ldr	r2, [r7, #28]
 800636e:	429a      	cmp	r2, r3
 8006370:	d305      	bcc.n	800637e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006378:	69fa      	ldr	r2, [r7, #28]
 800637a:	429a      	cmp	r2, r3
 800637c:	d912      	bls.n	80063a4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006384:	e0f6      	b.n	8006574 <UART_SetConfig+0x494>
 8006386:	bf00      	nop
 8006388:	efff69f3 	.word	0xefff69f3
 800638c:	40008000 	.word	0x40008000
 8006390:	40013800 	.word	0x40013800
 8006394:	40021000 	.word	0x40021000
 8006398:	40004400 	.word	0x40004400
 800639c:	40004800 	.word	0x40004800
 80063a0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	2200      	movs	r2, #0
 80063a8:	461c      	mov	r4, r3
 80063aa:	4615      	mov	r5, r2
 80063ac:	f04f 0200 	mov.w	r2, #0
 80063b0:	f04f 0300 	mov.w	r3, #0
 80063b4:	022b      	lsls	r3, r5, #8
 80063b6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80063ba:	0222      	lsls	r2, r4, #8
 80063bc:	68f9      	ldr	r1, [r7, #12]
 80063be:	6849      	ldr	r1, [r1, #4]
 80063c0:	0849      	lsrs	r1, r1, #1
 80063c2:	2000      	movs	r0, #0
 80063c4:	4688      	mov	r8, r1
 80063c6:	4681      	mov	r9, r0
 80063c8:	eb12 0a08 	adds.w	sl, r2, r8
 80063cc:	eb43 0b09 	adc.w	fp, r3, r9
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	603b      	str	r3, [r7, #0]
 80063d8:	607a      	str	r2, [r7, #4]
 80063da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063de:	4650      	mov	r0, sl
 80063e0:	4659      	mov	r1, fp
 80063e2:	f7fa fc5b 	bl	8000c9c <__aeabi_uldivmod>
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4613      	mov	r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063f4:	d308      	bcc.n	8006408 <UART_SetConfig+0x328>
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063fc:	d204      	bcs.n	8006408 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	60da      	str	r2, [r3, #12]
 8006406:	e0b5      	b.n	8006574 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800640e:	e0b1      	b.n	8006574 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	69db      	ldr	r3, [r3, #28]
 8006414:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006418:	d15d      	bne.n	80064d6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800641a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800641e:	2b08      	cmp	r3, #8
 8006420:	d827      	bhi.n	8006472 <UART_SetConfig+0x392>
 8006422:	a201      	add	r2, pc, #4	; (adr r2, 8006428 <UART_SetConfig+0x348>)
 8006424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006428:	0800644d 	.word	0x0800644d
 800642c:	08006455 	.word	0x08006455
 8006430:	0800645d 	.word	0x0800645d
 8006434:	08006473 	.word	0x08006473
 8006438:	08006463 	.word	0x08006463
 800643c:	08006473 	.word	0x08006473
 8006440:	08006473 	.word	0x08006473
 8006444:	08006473 	.word	0x08006473
 8006448:	0800646b 	.word	0x0800646b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800644c:	f7ff f892 	bl	8005574 <HAL_RCC_GetPCLK1Freq>
 8006450:	61f8      	str	r0, [r7, #28]
        break;
 8006452:	e014      	b.n	800647e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006454:	f7ff f8a4 	bl	80055a0 <HAL_RCC_GetPCLK2Freq>
 8006458:	61f8      	str	r0, [r7, #28]
        break;
 800645a:	e010      	b.n	800647e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800645c:	4b4c      	ldr	r3, [pc, #304]	; (8006590 <UART_SetConfig+0x4b0>)
 800645e:	61fb      	str	r3, [r7, #28]
        break;
 8006460:	e00d      	b.n	800647e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006462:	f7fe ffef 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8006466:	61f8      	str	r0, [r7, #28]
        break;
 8006468:	e009      	b.n	800647e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800646a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800646e:	61fb      	str	r3, [r7, #28]
        break;
 8006470:	e005      	b.n	800647e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800647c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d077      	beq.n	8006574 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	005a      	lsls	r2, r3, #1
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	085b      	lsrs	r3, r3, #1
 800648e:	441a      	add	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	fbb2 f3f3 	udiv	r3, r2, r3
 8006498:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	2b0f      	cmp	r3, #15
 800649e:	d916      	bls.n	80064ce <UART_SetConfig+0x3ee>
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064a6:	d212      	bcs.n	80064ce <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	f023 030f 	bic.w	r3, r3, #15
 80064b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	085b      	lsrs	r3, r3, #1
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	f003 0307 	and.w	r3, r3, #7
 80064bc:	b29a      	uxth	r2, r3
 80064be:	8afb      	ldrh	r3, [r7, #22]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	8afa      	ldrh	r2, [r7, #22]
 80064ca:	60da      	str	r2, [r3, #12]
 80064cc:	e052      	b.n	8006574 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80064d4:	e04e      	b.n	8006574 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d827      	bhi.n	800652e <UART_SetConfig+0x44e>
 80064de:	a201      	add	r2, pc, #4	; (adr r2, 80064e4 <UART_SetConfig+0x404>)
 80064e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e4:	08006509 	.word	0x08006509
 80064e8:	08006511 	.word	0x08006511
 80064ec:	08006519 	.word	0x08006519
 80064f0:	0800652f 	.word	0x0800652f
 80064f4:	0800651f 	.word	0x0800651f
 80064f8:	0800652f 	.word	0x0800652f
 80064fc:	0800652f 	.word	0x0800652f
 8006500:	0800652f 	.word	0x0800652f
 8006504:	08006527 	.word	0x08006527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006508:	f7ff f834 	bl	8005574 <HAL_RCC_GetPCLK1Freq>
 800650c:	61f8      	str	r0, [r7, #28]
        break;
 800650e:	e014      	b.n	800653a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006510:	f7ff f846 	bl	80055a0 <HAL_RCC_GetPCLK2Freq>
 8006514:	61f8      	str	r0, [r7, #28]
        break;
 8006516:	e010      	b.n	800653a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006518:	4b1d      	ldr	r3, [pc, #116]	; (8006590 <UART_SetConfig+0x4b0>)
 800651a:	61fb      	str	r3, [r7, #28]
        break;
 800651c:	e00d      	b.n	800653a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800651e:	f7fe ff91 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8006522:	61f8      	str	r0, [r7, #28]
        break;
 8006524:	e009      	b.n	800653a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800652a:	61fb      	str	r3, [r7, #28]
        break;
 800652c:	e005      	b.n	800653a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800652e:	2300      	movs	r3, #0
 8006530:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006538:	bf00      	nop
    }

    if (pclk != 0U)
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d019      	beq.n	8006574 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	085a      	lsrs	r2, r3, #1
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	441a      	add	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006552:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b0f      	cmp	r3, #15
 8006558:	d909      	bls.n	800656e <UART_SetConfig+0x48e>
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006560:	d205      	bcs.n	800656e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	b29a      	uxth	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	60da      	str	r2, [r3, #12]
 800656c:	e002      	b.n	8006574 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006580:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006584:	4618      	mov	r0, r3
 8006586:	3728      	adds	r7, #40	; 0x28
 8006588:	46bd      	mov	sp, r7
 800658a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800658e:	bf00      	nop
 8006590:	00f42400 	.word	0x00f42400

08006594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00a      	beq.n	80065be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	430a      	orrs	r2, r1
 80065de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006606:	f003 0304 	and.w	r3, r3, #4
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00a      	beq.n	8006646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664a:	f003 0320 	and.w	r3, r3, #32
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800666c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006670:	2b00      	cmp	r3, #0
 8006672:	d01a      	beq.n	80066aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006692:	d10a      	bne.n	80066aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00a      	beq.n	80066cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	605a      	str	r2, [r3, #4]
  }
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b098      	sub	sp, #96	; 0x60
 80066dc:	af02      	add	r7, sp, #8
 80066de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066e8:	f7fc fe5e 	bl	80033a8 <HAL_GetTick>
 80066ec:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d12e      	bne.n	800675a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006704:	2200      	movs	r2, #0
 8006706:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f88c 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d021      	beq.n	800675a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671e:	e853 3f00 	ldrex	r3, [r3]
 8006722:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006726:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800672a:	653b      	str	r3, [r7, #80]	; 0x50
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	461a      	mov	r2, r3
 8006732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006734:	647b      	str	r3, [r7, #68]	; 0x44
 8006736:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800673a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e6      	bne.n	8006716 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2220      	movs	r2, #32
 800674c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e062      	b.n	8006820 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0304 	and.w	r3, r3, #4
 8006764:	2b04      	cmp	r3, #4
 8006766:	d149      	bne.n	80067fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006768:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006770:	2200      	movs	r2, #0
 8006772:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f856 	bl	8006828 <UART_WaitOnFlagUntilTimeout>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d03c      	beq.n	80067fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678a:	e853 3f00 	ldrex	r3, [r3]
 800678e:	623b      	str	r3, [r7, #32]
   return(result);
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006796:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a0:	633b      	str	r3, [r7, #48]	; 0x30
 80067a2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067a8:	e841 2300 	strex	r3, r2, [r1]
 80067ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e6      	bne.n	8006782 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3308      	adds	r3, #8
 80067ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	e853 3f00 	ldrex	r3, [r3]
 80067c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0301 	bic.w	r3, r3, #1
 80067ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3308      	adds	r3, #8
 80067d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067d4:	61fa      	str	r2, [r7, #28]
 80067d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d8:	69b9      	ldr	r1, [r7, #24]
 80067da:	69fa      	ldr	r2, [r7, #28]
 80067dc:	e841 2300 	strex	r3, r2, [r1]
 80067e0:	617b      	str	r3, [r7, #20]
   return(result);
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1e5      	bne.n	80067b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2220      	movs	r2, #32
 80067ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e011      	b.n	8006820 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2220      	movs	r2, #32
 8006800:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3758      	adds	r7, #88	; 0x58
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	603b      	str	r3, [r7, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006838:	e049      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006840:	d045      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006842:	f7fc fdb1 	bl	80033a8 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	69ba      	ldr	r2, [r7, #24]
 800684e:	429a      	cmp	r2, r3
 8006850:	d302      	bcc.n	8006858 <UART_WaitOnFlagUntilTimeout+0x30>
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e048      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0304 	and.w	r3, r3, #4
 8006866:	2b00      	cmp	r3, #0
 8006868:	d031      	beq.n	80068ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f003 0308 	and.w	r3, r3, #8
 8006874:	2b08      	cmp	r3, #8
 8006876:	d110      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2208      	movs	r2, #8
 800687e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f8ff 	bl	8006a84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2208      	movs	r2, #8
 800688a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e029      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068a8:	d111      	bne.n	80068ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 f8e5 	bl	8006a84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2220      	movs	r2, #32
 80068be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e00f      	b.n	80068ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69da      	ldr	r2, [r3, #28]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	4013      	ands	r3, r2
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	429a      	cmp	r2, r3
 80068dc:	bf0c      	ite	eq
 80068de:	2301      	moveq	r3, #1
 80068e0:	2300      	movne	r3, #0
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	461a      	mov	r2, r3
 80068e6:	79fb      	ldrb	r3, [r7, #7]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d0a6      	beq.n	800683a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
	...

080068f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b097      	sub	sp, #92	; 0x5c
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	4613      	mov	r3, r2
 8006904:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	68ba      	ldr	r2, [r7, #8]
 800690a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	88fa      	ldrh	r2, [r7, #6]
 8006910:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	88fa      	ldrh	r2, [r7, #6]
 8006918:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800692a:	d10e      	bne.n	800694a <UART_Start_Receive_IT+0x52>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d105      	bne.n	8006940 <UART_Start_Receive_IT+0x48>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f240 12ff 	movw	r2, #511	; 0x1ff
 800693a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800693e:	e02d      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	22ff      	movs	r2, #255	; 0xff
 8006944:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006948:	e028      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d10d      	bne.n	800696e <UART_Start_Receive_IT+0x76>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d104      	bne.n	8006964 <UART_Start_Receive_IT+0x6c>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	22ff      	movs	r2, #255	; 0xff
 800695e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006962:	e01b      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	227f      	movs	r2, #127	; 0x7f
 8006968:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800696c:	e016      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006976:	d10d      	bne.n	8006994 <UART_Start_Receive_IT+0x9c>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d104      	bne.n	800698a <UART_Start_Receive_IT+0x92>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	227f      	movs	r2, #127	; 0x7f
 8006984:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006988:	e008      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	223f      	movs	r2, #63	; 0x3f
 800698e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006992:	e003      	b.n	800699c <UART_Start_Receive_IT+0xa4>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2222      	movs	r2, #34	; 0x22
 80069a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3308      	adds	r3, #8
 80069b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069b6:	e853 3f00 	ldrex	r3, [r3]
 80069ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069be:	f043 0301 	orr.w	r3, r3, #1
 80069c2:	657b      	str	r3, [r7, #84]	; 0x54
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3308      	adds	r3, #8
 80069ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069cc:	64ba      	str	r2, [r7, #72]	; 0x48
 80069ce:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80069d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069d4:	e841 2300 	strex	r3, r2, [r1]
 80069d8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80069da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e5      	bne.n	80069ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e8:	d107      	bne.n	80069fa <UART_Start_Receive_IT+0x102>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d103      	bne.n	80069fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4a21      	ldr	r2, [pc, #132]	; (8006a7c <UART_Start_Receive_IT+0x184>)
 80069f6:	669a      	str	r2, [r3, #104]	; 0x68
 80069f8:	e002      	b.n	8006a00 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	4a20      	ldr	r2, [pc, #128]	; (8006a80 <UART_Start_Receive_IT+0x188>)
 80069fe:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d019      	beq.n	8006a3c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a10:	e853 3f00 	ldrex	r3, [r3]
 8006a14:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a26:	637b      	str	r3, [r7, #52]	; 0x34
 8006a28:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a2e:	e841 2300 	strex	r3, r2, [r1]
 8006a32:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1e6      	bne.n	8006a08 <UART_Start_Receive_IT+0x110>
 8006a3a:	e018      	b.n	8006a6e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	613b      	str	r3, [r7, #16]
   return(result);
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	f043 0320 	orr.w	r3, r3, #32
 8006a50:	653b      	str	r3, [r7, #80]	; 0x50
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	461a      	mov	r2, r3
 8006a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a5a:	623b      	str	r3, [r7, #32]
 8006a5c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5e:	69f9      	ldr	r1, [r7, #28]
 8006a60:	6a3a      	ldr	r2, [r7, #32]
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e6      	bne.n	8006a3c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	375c      	adds	r7, #92	; 0x5c
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr
 8006a7c:	08006d89 	.word	0x08006d89
 8006a80:	08006bcd 	.word	0x08006bcd

08006a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b095      	sub	sp, #84	; 0x54
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a94:	e853 3f00 	ldrex	r3, [r3]
 8006a98:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aaa:	643b      	str	r3, [r7, #64]	; 0x40
 8006aac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006ab0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ab2:	e841 2300 	strex	r3, r2, [r1]
 8006ab6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1e6      	bne.n	8006a8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	3308      	adds	r3, #8
 8006ac4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	f023 0301 	bic.w	r3, r3, #1
 8006ad4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3308      	adds	r3, #8
 8006adc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ade:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ae0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ae6:	e841 2300 	strex	r3, r2, [r1]
 8006aea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1e5      	bne.n	8006abe <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d118      	bne.n	8006b2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f023 0310 	bic.w	r3, r3, #16
 8006b0e:	647b      	str	r3, [r7, #68]	; 0x44
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b18:	61bb      	str	r3, [r7, #24]
 8006b1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6979      	ldr	r1, [r7, #20]
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	613b      	str	r3, [r7, #16]
   return(result);
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e6      	bne.n	8006afa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b40:	bf00      	nop
 8006b42:	3754      	adds	r7, #84	; 0x54
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f7ff faa2 	bl	80060b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b70:	bf00      	nop
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b94:	61fb      	str	r3, [r7, #28]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	61bb      	str	r3, [r7, #24]
 8006ba0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	6979      	ldr	r1, [r7, #20]
 8006ba4:	69ba      	ldr	r2, [r7, #24]
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	613b      	str	r3, [r7, #16]
   return(result);
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e6      	bne.n	8006b80 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2220      	movs	r2, #32
 8006bb6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7ff fa6e 	bl	80060a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bc4:	bf00      	nop
 8006bc6:	3720      	adds	r7, #32
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b09c      	sub	sp, #112	; 0x70
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006bda:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006be4:	2b22      	cmp	r3, #34	; 0x22
 8006be6:	f040 80be 	bne.w	8006d66 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006bf0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006bf4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006bf8:	b2d9      	uxtb	r1, r3
 8006bfa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006bfe:	b2da      	uxtb	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c04:	400a      	ands	r2, r1
 8006c06:	b2d2      	uxtb	r2, r2
 8006c08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f040 80a3 	bne.w	8006d7a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c3c:	e853 3f00 	ldrex	r3, [r3]
 8006c40:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c48:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	461a      	mov	r2, r3
 8006c50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c52:	65bb      	str	r3, [r7, #88]	; 0x58
 8006c54:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c5a:	e841 2300 	strex	r3, r2, [r1]
 8006c5e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1e6      	bne.n	8006c34 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	3308      	adds	r3, #8
 8006c6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c78:	f023 0301 	bic.w	r3, r3, #1
 8006c7c:	667b      	str	r3, [r7, #100]	; 0x64
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3308      	adds	r3, #8
 8006c84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006c86:	647a      	str	r2, [r7, #68]	; 0x44
 8006c88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e5      	bne.n	8006c66 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a34      	ldr	r2, [pc, #208]	; (8006d84 <UART_RxISR_8BIT+0x1b8>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d01f      	beq.n	8006cf8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d018      	beq.n	8006cf8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cce:	e853 3f00 	ldrex	r3, [r3]
 8006cd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006cda:	663b      	str	r3, [r7, #96]	; 0x60
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ce4:	633b      	str	r3, [r7, #48]	; 0x30
 8006ce6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e6      	bne.n	8006cc6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d12e      	bne.n	8006d5e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	e853 3f00 	ldrex	r3, [r3]
 8006d12:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0310 	bic.w	r3, r3, #16
 8006d1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	461a      	mov	r2, r3
 8006d22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d24:	61fb      	str	r3, [r7, #28]
 8006d26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d28:	69b9      	ldr	r1, [r7, #24]
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	e841 2300 	strex	r3, r2, [r1]
 8006d30:	617b      	str	r3, [r7, #20]
   return(result);
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1e6      	bne.n	8006d06 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	f003 0310 	and.w	r3, r3, #16
 8006d42:	2b10      	cmp	r3, #16
 8006d44:	d103      	bne.n	8006d4e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2210      	movs	r2, #16
 8006d4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006d54:	4619      	mov	r1, r3
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7ff f9b6 	bl	80060c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d5c:	e00d      	b.n	8006d7a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7fb f98c 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8006d64:	e009      	b.n	8006d7a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	8b1b      	ldrh	r3, [r3, #24]
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f042 0208 	orr.w	r2, r2, #8
 8006d76:	b292      	uxth	r2, r2
 8006d78:	831a      	strh	r2, [r3, #24]
}
 8006d7a:	bf00      	nop
 8006d7c:	3770      	adds	r7, #112	; 0x70
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop
 8006d84:	40008000 	.word	0x40008000

08006d88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b09c      	sub	sp, #112	; 0x70
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006d96:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006da0:	2b22      	cmp	r3, #34	; 0x22
 8006da2:	f040 80be 	bne.w	8006f22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006dac:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006db6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8006dba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	b29a      	uxth	r2, r3
 8006dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006dc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dca:	1c9a      	adds	r2, r3, #2
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f040 80a3 	bne.w	8006f36 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006df8:	e853 3f00 	ldrex	r3, [r3]
 8006dfc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006dfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e04:	667b      	str	r3, [r7, #100]	; 0x64
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e0e:	657b      	str	r3, [r7, #84]	; 0x54
 8006e10:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006e14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006e16:	e841 2300 	strex	r3, r2, [r1]
 8006e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1e6      	bne.n	8006df0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	3308      	adds	r3, #8
 8006e28:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e2c:	e853 3f00 	ldrex	r3, [r3]
 8006e30:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e34:	f023 0301 	bic.w	r3, r3, #1
 8006e38:	663b      	str	r3, [r7, #96]	; 0x60
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3308      	adds	r3, #8
 8006e40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006e42:	643a      	str	r2, [r7, #64]	; 0x40
 8006e44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e46:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e4a:	e841 2300 	strex	r3, r2, [r1]
 8006e4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1e5      	bne.n	8006e22 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a34      	ldr	r2, [pc, #208]	; (8006f40 <UART_RxISR_16BIT+0x1b8>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d01f      	beq.n	8006eb4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d018      	beq.n	8006eb4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e88:	6a3b      	ldr	r3, [r7, #32]
 8006e8a:	e853 3f00 	ldrex	r3, [r3]
 8006e8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006e96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ea2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ea6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ea8:	e841 2300 	strex	r3, r2, [r1]
 8006eac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d1e6      	bne.n	8006e82 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d12e      	bne.n	8006f1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	e853 3f00 	ldrex	r3, [r3]
 8006ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f023 0310 	bic.w	r3, r3, #16
 8006ed6:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	461a      	mov	r2, r3
 8006ede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ee0:	61bb      	str	r3, [r7, #24]
 8006ee2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee4:	6979      	ldr	r1, [r7, #20]
 8006ee6:	69ba      	ldr	r2, [r7, #24]
 8006ee8:	e841 2300 	strex	r3, r2, [r1]
 8006eec:	613b      	str	r3, [r7, #16]
   return(result);
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1e6      	bne.n	8006ec2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	f003 0310 	and.w	r3, r3, #16
 8006efe:	2b10      	cmp	r3, #16
 8006f00:	d103      	bne.n	8006f0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2210      	movs	r2, #16
 8006f08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006f10:	4619      	mov	r1, r3
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f7ff f8d8 	bl	80060c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f18:	e00d      	b.n	8006f36 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f7fb f8ae 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8006f20:	e009      	b.n	8006f36 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	8b1b      	ldrh	r3, [r3, #24]
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f042 0208 	orr.w	r2, r2, #8
 8006f32:	b292      	uxth	r2, r2
 8006f34:	831a      	strh	r2, [r3, #24]
}
 8006f36:	bf00      	nop
 8006f38:	3770      	adds	r7, #112	; 0x70
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	40008000 	.word	0x40008000

08006f44 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b083      	sub	sp, #12
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006f4c:	bf00      	nop
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <atof>:
 8006f58:	2100      	movs	r1, #0
 8006f5a:	f001 bb41 	b.w	80085e0 <strtod>

08006f5e <__itoa>:
 8006f5e:	1e93      	subs	r3, r2, #2
 8006f60:	2b22      	cmp	r3, #34	; 0x22
 8006f62:	b510      	push	{r4, lr}
 8006f64:	460c      	mov	r4, r1
 8006f66:	d904      	bls.n	8006f72 <__itoa+0x14>
 8006f68:	2300      	movs	r3, #0
 8006f6a:	700b      	strb	r3, [r1, #0]
 8006f6c:	461c      	mov	r4, r3
 8006f6e:	4620      	mov	r0, r4
 8006f70:	bd10      	pop	{r4, pc}
 8006f72:	2a0a      	cmp	r2, #10
 8006f74:	d109      	bne.n	8006f8a <__itoa+0x2c>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	da07      	bge.n	8006f8a <__itoa+0x2c>
 8006f7a:	232d      	movs	r3, #45	; 0x2d
 8006f7c:	700b      	strb	r3, [r1, #0]
 8006f7e:	4240      	negs	r0, r0
 8006f80:	2101      	movs	r1, #1
 8006f82:	4421      	add	r1, r4
 8006f84:	f001 fb38 	bl	80085f8 <__utoa>
 8006f88:	e7f1      	b.n	8006f6e <__itoa+0x10>
 8006f8a:	2100      	movs	r1, #0
 8006f8c:	e7f9      	b.n	8006f82 <__itoa+0x24>

08006f8e <itoa>:
 8006f8e:	f7ff bfe6 	b.w	8006f5e <__itoa>

08006f92 <__cvt>:
 8006f92:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f96:	ec55 4b10 	vmov	r4, r5, d0
 8006f9a:	2d00      	cmp	r5, #0
 8006f9c:	460e      	mov	r6, r1
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	462b      	mov	r3, r5
 8006fa2:	bfbb      	ittet	lt
 8006fa4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006fa8:	461d      	movlt	r5, r3
 8006faa:	2300      	movge	r3, #0
 8006fac:	232d      	movlt	r3, #45	; 0x2d
 8006fae:	700b      	strb	r3, [r1, #0]
 8006fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fb2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006fb6:	4691      	mov	r9, r2
 8006fb8:	f023 0820 	bic.w	r8, r3, #32
 8006fbc:	bfbc      	itt	lt
 8006fbe:	4622      	movlt	r2, r4
 8006fc0:	4614      	movlt	r4, r2
 8006fc2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006fc6:	d005      	beq.n	8006fd4 <__cvt+0x42>
 8006fc8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006fcc:	d100      	bne.n	8006fd0 <__cvt+0x3e>
 8006fce:	3601      	adds	r6, #1
 8006fd0:	2102      	movs	r1, #2
 8006fd2:	e000      	b.n	8006fd6 <__cvt+0x44>
 8006fd4:	2103      	movs	r1, #3
 8006fd6:	ab03      	add	r3, sp, #12
 8006fd8:	9301      	str	r3, [sp, #4]
 8006fda:	ab02      	add	r3, sp, #8
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	ec45 4b10 	vmov	d0, r4, r5
 8006fe2:	4653      	mov	r3, sl
 8006fe4:	4632      	mov	r2, r6
 8006fe6:	f001 fcdf 	bl	80089a8 <_dtoa_r>
 8006fea:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006fee:	4607      	mov	r7, r0
 8006ff0:	d102      	bne.n	8006ff8 <__cvt+0x66>
 8006ff2:	f019 0f01 	tst.w	r9, #1
 8006ff6:	d022      	beq.n	800703e <__cvt+0xac>
 8006ff8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ffc:	eb07 0906 	add.w	r9, r7, r6
 8007000:	d110      	bne.n	8007024 <__cvt+0x92>
 8007002:	783b      	ldrb	r3, [r7, #0]
 8007004:	2b30      	cmp	r3, #48	; 0x30
 8007006:	d10a      	bne.n	800701e <__cvt+0x8c>
 8007008:	2200      	movs	r2, #0
 800700a:	2300      	movs	r3, #0
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 fd64 	bl	8000adc <__aeabi_dcmpeq>
 8007014:	b918      	cbnz	r0, 800701e <__cvt+0x8c>
 8007016:	f1c6 0601 	rsb	r6, r6, #1
 800701a:	f8ca 6000 	str.w	r6, [sl]
 800701e:	f8da 3000 	ldr.w	r3, [sl]
 8007022:	4499      	add	r9, r3
 8007024:	2200      	movs	r2, #0
 8007026:	2300      	movs	r3, #0
 8007028:	4620      	mov	r0, r4
 800702a:	4629      	mov	r1, r5
 800702c:	f7f9 fd56 	bl	8000adc <__aeabi_dcmpeq>
 8007030:	b108      	cbz	r0, 8007036 <__cvt+0xa4>
 8007032:	f8cd 900c 	str.w	r9, [sp, #12]
 8007036:	2230      	movs	r2, #48	; 0x30
 8007038:	9b03      	ldr	r3, [sp, #12]
 800703a:	454b      	cmp	r3, r9
 800703c:	d307      	bcc.n	800704e <__cvt+0xbc>
 800703e:	9b03      	ldr	r3, [sp, #12]
 8007040:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007042:	1bdb      	subs	r3, r3, r7
 8007044:	4638      	mov	r0, r7
 8007046:	6013      	str	r3, [r2, #0]
 8007048:	b004      	add	sp, #16
 800704a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800704e:	1c59      	adds	r1, r3, #1
 8007050:	9103      	str	r1, [sp, #12]
 8007052:	701a      	strb	r2, [r3, #0]
 8007054:	e7f0      	b.n	8007038 <__cvt+0xa6>

08007056 <__exponent>:
 8007056:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007058:	4603      	mov	r3, r0
 800705a:	2900      	cmp	r1, #0
 800705c:	bfb8      	it	lt
 800705e:	4249      	neglt	r1, r1
 8007060:	f803 2b02 	strb.w	r2, [r3], #2
 8007064:	bfb4      	ite	lt
 8007066:	222d      	movlt	r2, #45	; 0x2d
 8007068:	222b      	movge	r2, #43	; 0x2b
 800706a:	2909      	cmp	r1, #9
 800706c:	7042      	strb	r2, [r0, #1]
 800706e:	dd2a      	ble.n	80070c6 <__exponent+0x70>
 8007070:	f10d 0207 	add.w	r2, sp, #7
 8007074:	4617      	mov	r7, r2
 8007076:	260a      	movs	r6, #10
 8007078:	4694      	mov	ip, r2
 800707a:	fb91 f5f6 	sdiv	r5, r1, r6
 800707e:	fb06 1415 	mls	r4, r6, r5, r1
 8007082:	3430      	adds	r4, #48	; 0x30
 8007084:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007088:	460c      	mov	r4, r1
 800708a:	2c63      	cmp	r4, #99	; 0x63
 800708c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007090:	4629      	mov	r1, r5
 8007092:	dcf1      	bgt.n	8007078 <__exponent+0x22>
 8007094:	3130      	adds	r1, #48	; 0x30
 8007096:	f1ac 0402 	sub.w	r4, ip, #2
 800709a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800709e:	1c41      	adds	r1, r0, #1
 80070a0:	4622      	mov	r2, r4
 80070a2:	42ba      	cmp	r2, r7
 80070a4:	d30a      	bcc.n	80070bc <__exponent+0x66>
 80070a6:	f10d 0209 	add.w	r2, sp, #9
 80070aa:	eba2 020c 	sub.w	r2, r2, ip
 80070ae:	42bc      	cmp	r4, r7
 80070b0:	bf88      	it	hi
 80070b2:	2200      	movhi	r2, #0
 80070b4:	4413      	add	r3, r2
 80070b6:	1a18      	subs	r0, r3, r0
 80070b8:	b003      	add	sp, #12
 80070ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070bc:	f812 5b01 	ldrb.w	r5, [r2], #1
 80070c0:	f801 5f01 	strb.w	r5, [r1, #1]!
 80070c4:	e7ed      	b.n	80070a2 <__exponent+0x4c>
 80070c6:	2330      	movs	r3, #48	; 0x30
 80070c8:	3130      	adds	r1, #48	; 0x30
 80070ca:	7083      	strb	r3, [r0, #2]
 80070cc:	70c1      	strb	r1, [r0, #3]
 80070ce:	1d03      	adds	r3, r0, #4
 80070d0:	e7f1      	b.n	80070b6 <__exponent+0x60>
	...

080070d4 <_printf_float>:
 80070d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d8:	ed2d 8b02 	vpush	{d8}
 80070dc:	b08d      	sub	sp, #52	; 0x34
 80070de:	460c      	mov	r4, r1
 80070e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80070e4:	4616      	mov	r6, r2
 80070e6:	461f      	mov	r7, r3
 80070e8:	4605      	mov	r5, r0
 80070ea:	f001 fb6f 	bl	80087cc <_localeconv_r>
 80070ee:	f8d0 a000 	ldr.w	sl, [r0]
 80070f2:	4650      	mov	r0, sl
 80070f4:	f7f9 f8bc 	bl	8000270 <strlen>
 80070f8:	2300      	movs	r3, #0
 80070fa:	930a      	str	r3, [sp, #40]	; 0x28
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	9305      	str	r3, [sp, #20]
 8007100:	f8d8 3000 	ldr.w	r3, [r8]
 8007104:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007108:	3307      	adds	r3, #7
 800710a:	f023 0307 	bic.w	r3, r3, #7
 800710e:	f103 0208 	add.w	r2, r3, #8
 8007112:	f8c8 2000 	str.w	r2, [r8]
 8007116:	e9d3 8900 	ldrd	r8, r9, [r3]
 800711a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800711e:	9307      	str	r3, [sp, #28]
 8007120:	f8cd 8018 	str.w	r8, [sp, #24]
 8007124:	ee08 0a10 	vmov	s16, r0
 8007128:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800712c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007130:	4b9e      	ldr	r3, [pc, #632]	; (80073ac <_printf_float+0x2d8>)
 8007132:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007136:	f7f9 fd03 	bl	8000b40 <__aeabi_dcmpun>
 800713a:	bb88      	cbnz	r0, 80071a0 <_printf_float+0xcc>
 800713c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007140:	4b9a      	ldr	r3, [pc, #616]	; (80073ac <_printf_float+0x2d8>)
 8007142:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007146:	f7f9 fcdd 	bl	8000b04 <__aeabi_dcmple>
 800714a:	bb48      	cbnz	r0, 80071a0 <_printf_float+0xcc>
 800714c:	2200      	movs	r2, #0
 800714e:	2300      	movs	r3, #0
 8007150:	4640      	mov	r0, r8
 8007152:	4649      	mov	r1, r9
 8007154:	f7f9 fccc 	bl	8000af0 <__aeabi_dcmplt>
 8007158:	b110      	cbz	r0, 8007160 <_printf_float+0x8c>
 800715a:	232d      	movs	r3, #45	; 0x2d
 800715c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007160:	4a93      	ldr	r2, [pc, #588]	; (80073b0 <_printf_float+0x2dc>)
 8007162:	4b94      	ldr	r3, [pc, #592]	; (80073b4 <_printf_float+0x2e0>)
 8007164:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007168:	bf94      	ite	ls
 800716a:	4690      	movls	r8, r2
 800716c:	4698      	movhi	r8, r3
 800716e:	2303      	movs	r3, #3
 8007170:	6123      	str	r3, [r4, #16]
 8007172:	9b05      	ldr	r3, [sp, #20]
 8007174:	f023 0304 	bic.w	r3, r3, #4
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	f04f 0900 	mov.w	r9, #0
 800717e:	9700      	str	r7, [sp, #0]
 8007180:	4633      	mov	r3, r6
 8007182:	aa0b      	add	r2, sp, #44	; 0x2c
 8007184:	4621      	mov	r1, r4
 8007186:	4628      	mov	r0, r5
 8007188:	f000 f9da 	bl	8007540 <_printf_common>
 800718c:	3001      	adds	r0, #1
 800718e:	f040 8090 	bne.w	80072b2 <_printf_float+0x1de>
 8007192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007196:	b00d      	add	sp, #52	; 0x34
 8007198:	ecbd 8b02 	vpop	{d8}
 800719c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a0:	4642      	mov	r2, r8
 80071a2:	464b      	mov	r3, r9
 80071a4:	4640      	mov	r0, r8
 80071a6:	4649      	mov	r1, r9
 80071a8:	f7f9 fcca 	bl	8000b40 <__aeabi_dcmpun>
 80071ac:	b140      	cbz	r0, 80071c0 <_printf_float+0xec>
 80071ae:	464b      	mov	r3, r9
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	bfbc      	itt	lt
 80071b4:	232d      	movlt	r3, #45	; 0x2d
 80071b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80071ba:	4a7f      	ldr	r2, [pc, #508]	; (80073b8 <_printf_float+0x2e4>)
 80071bc:	4b7f      	ldr	r3, [pc, #508]	; (80073bc <_printf_float+0x2e8>)
 80071be:	e7d1      	b.n	8007164 <_printf_float+0x90>
 80071c0:	6863      	ldr	r3, [r4, #4]
 80071c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80071c6:	9206      	str	r2, [sp, #24]
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	d13f      	bne.n	800724c <_printf_float+0x178>
 80071cc:	2306      	movs	r3, #6
 80071ce:	6063      	str	r3, [r4, #4]
 80071d0:	9b05      	ldr	r3, [sp, #20]
 80071d2:	6861      	ldr	r1, [r4, #4]
 80071d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80071d8:	2300      	movs	r3, #0
 80071da:	9303      	str	r3, [sp, #12]
 80071dc:	ab0a      	add	r3, sp, #40	; 0x28
 80071de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80071e2:	ab09      	add	r3, sp, #36	; 0x24
 80071e4:	ec49 8b10 	vmov	d0, r8, r9
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	6022      	str	r2, [r4, #0]
 80071ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80071f0:	4628      	mov	r0, r5
 80071f2:	f7ff fece 	bl	8006f92 <__cvt>
 80071f6:	9b06      	ldr	r3, [sp, #24]
 80071f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071fa:	2b47      	cmp	r3, #71	; 0x47
 80071fc:	4680      	mov	r8, r0
 80071fe:	d108      	bne.n	8007212 <_printf_float+0x13e>
 8007200:	1cc8      	adds	r0, r1, #3
 8007202:	db02      	blt.n	800720a <_printf_float+0x136>
 8007204:	6863      	ldr	r3, [r4, #4]
 8007206:	4299      	cmp	r1, r3
 8007208:	dd41      	ble.n	800728e <_printf_float+0x1ba>
 800720a:	f1ab 0302 	sub.w	r3, fp, #2
 800720e:	fa5f fb83 	uxtb.w	fp, r3
 8007212:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007216:	d820      	bhi.n	800725a <_printf_float+0x186>
 8007218:	3901      	subs	r1, #1
 800721a:	465a      	mov	r2, fp
 800721c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007220:	9109      	str	r1, [sp, #36]	; 0x24
 8007222:	f7ff ff18 	bl	8007056 <__exponent>
 8007226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007228:	1813      	adds	r3, r2, r0
 800722a:	2a01      	cmp	r2, #1
 800722c:	4681      	mov	r9, r0
 800722e:	6123      	str	r3, [r4, #16]
 8007230:	dc02      	bgt.n	8007238 <_printf_float+0x164>
 8007232:	6822      	ldr	r2, [r4, #0]
 8007234:	07d2      	lsls	r2, r2, #31
 8007236:	d501      	bpl.n	800723c <_printf_float+0x168>
 8007238:	3301      	adds	r3, #1
 800723a:	6123      	str	r3, [r4, #16]
 800723c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007240:	2b00      	cmp	r3, #0
 8007242:	d09c      	beq.n	800717e <_printf_float+0xaa>
 8007244:	232d      	movs	r3, #45	; 0x2d
 8007246:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800724a:	e798      	b.n	800717e <_printf_float+0xaa>
 800724c:	9a06      	ldr	r2, [sp, #24]
 800724e:	2a47      	cmp	r2, #71	; 0x47
 8007250:	d1be      	bne.n	80071d0 <_printf_float+0xfc>
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1bc      	bne.n	80071d0 <_printf_float+0xfc>
 8007256:	2301      	movs	r3, #1
 8007258:	e7b9      	b.n	80071ce <_printf_float+0xfa>
 800725a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800725e:	d118      	bne.n	8007292 <_printf_float+0x1be>
 8007260:	2900      	cmp	r1, #0
 8007262:	6863      	ldr	r3, [r4, #4]
 8007264:	dd0b      	ble.n	800727e <_printf_float+0x1aa>
 8007266:	6121      	str	r1, [r4, #16]
 8007268:	b913      	cbnz	r3, 8007270 <_printf_float+0x19c>
 800726a:	6822      	ldr	r2, [r4, #0]
 800726c:	07d0      	lsls	r0, r2, #31
 800726e:	d502      	bpl.n	8007276 <_printf_float+0x1a2>
 8007270:	3301      	adds	r3, #1
 8007272:	440b      	add	r3, r1
 8007274:	6123      	str	r3, [r4, #16]
 8007276:	65a1      	str	r1, [r4, #88]	; 0x58
 8007278:	f04f 0900 	mov.w	r9, #0
 800727c:	e7de      	b.n	800723c <_printf_float+0x168>
 800727e:	b913      	cbnz	r3, 8007286 <_printf_float+0x1b2>
 8007280:	6822      	ldr	r2, [r4, #0]
 8007282:	07d2      	lsls	r2, r2, #31
 8007284:	d501      	bpl.n	800728a <_printf_float+0x1b6>
 8007286:	3302      	adds	r3, #2
 8007288:	e7f4      	b.n	8007274 <_printf_float+0x1a0>
 800728a:	2301      	movs	r3, #1
 800728c:	e7f2      	b.n	8007274 <_printf_float+0x1a0>
 800728e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007294:	4299      	cmp	r1, r3
 8007296:	db05      	blt.n	80072a4 <_printf_float+0x1d0>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	6121      	str	r1, [r4, #16]
 800729c:	07d8      	lsls	r0, r3, #31
 800729e:	d5ea      	bpl.n	8007276 <_printf_float+0x1a2>
 80072a0:	1c4b      	adds	r3, r1, #1
 80072a2:	e7e7      	b.n	8007274 <_printf_float+0x1a0>
 80072a4:	2900      	cmp	r1, #0
 80072a6:	bfd4      	ite	le
 80072a8:	f1c1 0202 	rsble	r2, r1, #2
 80072ac:	2201      	movgt	r2, #1
 80072ae:	4413      	add	r3, r2
 80072b0:	e7e0      	b.n	8007274 <_printf_float+0x1a0>
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	055a      	lsls	r2, r3, #21
 80072b6:	d407      	bmi.n	80072c8 <_printf_float+0x1f4>
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	4642      	mov	r2, r8
 80072bc:	4631      	mov	r1, r6
 80072be:	4628      	mov	r0, r5
 80072c0:	47b8      	blx	r7
 80072c2:	3001      	adds	r0, #1
 80072c4:	d12c      	bne.n	8007320 <_printf_float+0x24c>
 80072c6:	e764      	b.n	8007192 <_printf_float+0xbe>
 80072c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072cc:	f240 80e0 	bls.w	8007490 <_printf_float+0x3bc>
 80072d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80072d4:	2200      	movs	r2, #0
 80072d6:	2300      	movs	r3, #0
 80072d8:	f7f9 fc00 	bl	8000adc <__aeabi_dcmpeq>
 80072dc:	2800      	cmp	r0, #0
 80072de:	d034      	beq.n	800734a <_printf_float+0x276>
 80072e0:	4a37      	ldr	r2, [pc, #220]	; (80073c0 <_printf_float+0x2ec>)
 80072e2:	2301      	movs	r3, #1
 80072e4:	4631      	mov	r1, r6
 80072e6:	4628      	mov	r0, r5
 80072e8:	47b8      	blx	r7
 80072ea:	3001      	adds	r0, #1
 80072ec:	f43f af51 	beq.w	8007192 <_printf_float+0xbe>
 80072f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072f4:	429a      	cmp	r2, r3
 80072f6:	db02      	blt.n	80072fe <_printf_float+0x22a>
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	07d8      	lsls	r0, r3, #31
 80072fc:	d510      	bpl.n	8007320 <_printf_float+0x24c>
 80072fe:	ee18 3a10 	vmov	r3, s16
 8007302:	4652      	mov	r2, sl
 8007304:	4631      	mov	r1, r6
 8007306:	4628      	mov	r0, r5
 8007308:	47b8      	blx	r7
 800730a:	3001      	adds	r0, #1
 800730c:	f43f af41 	beq.w	8007192 <_printf_float+0xbe>
 8007310:	f04f 0800 	mov.w	r8, #0
 8007314:	f104 091a 	add.w	r9, r4, #26
 8007318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800731a:	3b01      	subs	r3, #1
 800731c:	4543      	cmp	r3, r8
 800731e:	dc09      	bgt.n	8007334 <_printf_float+0x260>
 8007320:	6823      	ldr	r3, [r4, #0]
 8007322:	079b      	lsls	r3, r3, #30
 8007324:	f100 8107 	bmi.w	8007536 <_printf_float+0x462>
 8007328:	68e0      	ldr	r0, [r4, #12]
 800732a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800732c:	4298      	cmp	r0, r3
 800732e:	bfb8      	it	lt
 8007330:	4618      	movlt	r0, r3
 8007332:	e730      	b.n	8007196 <_printf_float+0xc2>
 8007334:	2301      	movs	r3, #1
 8007336:	464a      	mov	r2, r9
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	f43f af27 	beq.w	8007192 <_printf_float+0xbe>
 8007344:	f108 0801 	add.w	r8, r8, #1
 8007348:	e7e6      	b.n	8007318 <_printf_float+0x244>
 800734a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800734c:	2b00      	cmp	r3, #0
 800734e:	dc39      	bgt.n	80073c4 <_printf_float+0x2f0>
 8007350:	4a1b      	ldr	r2, [pc, #108]	; (80073c0 <_printf_float+0x2ec>)
 8007352:	2301      	movs	r3, #1
 8007354:	4631      	mov	r1, r6
 8007356:	4628      	mov	r0, r5
 8007358:	47b8      	blx	r7
 800735a:	3001      	adds	r0, #1
 800735c:	f43f af19 	beq.w	8007192 <_printf_float+0xbe>
 8007360:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007364:	4313      	orrs	r3, r2
 8007366:	d102      	bne.n	800736e <_printf_float+0x29a>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	07d9      	lsls	r1, r3, #31
 800736c:	d5d8      	bpl.n	8007320 <_printf_float+0x24c>
 800736e:	ee18 3a10 	vmov	r3, s16
 8007372:	4652      	mov	r2, sl
 8007374:	4631      	mov	r1, r6
 8007376:	4628      	mov	r0, r5
 8007378:	47b8      	blx	r7
 800737a:	3001      	adds	r0, #1
 800737c:	f43f af09 	beq.w	8007192 <_printf_float+0xbe>
 8007380:	f04f 0900 	mov.w	r9, #0
 8007384:	f104 0a1a 	add.w	sl, r4, #26
 8007388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800738a:	425b      	negs	r3, r3
 800738c:	454b      	cmp	r3, r9
 800738e:	dc01      	bgt.n	8007394 <_printf_float+0x2c0>
 8007390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007392:	e792      	b.n	80072ba <_printf_float+0x1e6>
 8007394:	2301      	movs	r3, #1
 8007396:	4652      	mov	r2, sl
 8007398:	4631      	mov	r1, r6
 800739a:	4628      	mov	r0, r5
 800739c:	47b8      	blx	r7
 800739e:	3001      	adds	r0, #1
 80073a0:	f43f aef7 	beq.w	8007192 <_printf_float+0xbe>
 80073a4:	f109 0901 	add.w	r9, r9, #1
 80073a8:	e7ee      	b.n	8007388 <_printf_float+0x2b4>
 80073aa:	bf00      	nop
 80073ac:	7fefffff 	.word	0x7fefffff
 80073b0:	0800e144 	.word	0x0800e144
 80073b4:	0800e148 	.word	0x0800e148
 80073b8:	0800e14c 	.word	0x0800e14c
 80073bc:	0800e150 	.word	0x0800e150
 80073c0:	0800e154 	.word	0x0800e154
 80073c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073c8:	429a      	cmp	r2, r3
 80073ca:	bfa8      	it	ge
 80073cc:	461a      	movge	r2, r3
 80073ce:	2a00      	cmp	r2, #0
 80073d0:	4691      	mov	r9, r2
 80073d2:	dc37      	bgt.n	8007444 <_printf_float+0x370>
 80073d4:	f04f 0b00 	mov.w	fp, #0
 80073d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073dc:	f104 021a 	add.w	r2, r4, #26
 80073e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073e2:	9305      	str	r3, [sp, #20]
 80073e4:	eba3 0309 	sub.w	r3, r3, r9
 80073e8:	455b      	cmp	r3, fp
 80073ea:	dc33      	bgt.n	8007454 <_printf_float+0x380>
 80073ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073f0:	429a      	cmp	r2, r3
 80073f2:	db3b      	blt.n	800746c <_printf_float+0x398>
 80073f4:	6823      	ldr	r3, [r4, #0]
 80073f6:	07da      	lsls	r2, r3, #31
 80073f8:	d438      	bmi.n	800746c <_printf_float+0x398>
 80073fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80073fe:	eba2 0903 	sub.w	r9, r2, r3
 8007402:	9b05      	ldr	r3, [sp, #20]
 8007404:	1ad2      	subs	r2, r2, r3
 8007406:	4591      	cmp	r9, r2
 8007408:	bfa8      	it	ge
 800740a:	4691      	movge	r9, r2
 800740c:	f1b9 0f00 	cmp.w	r9, #0
 8007410:	dc35      	bgt.n	800747e <_printf_float+0x3aa>
 8007412:	f04f 0800 	mov.w	r8, #0
 8007416:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800741a:	f104 0a1a 	add.w	sl, r4, #26
 800741e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007422:	1a9b      	subs	r3, r3, r2
 8007424:	eba3 0309 	sub.w	r3, r3, r9
 8007428:	4543      	cmp	r3, r8
 800742a:	f77f af79 	ble.w	8007320 <_printf_float+0x24c>
 800742e:	2301      	movs	r3, #1
 8007430:	4652      	mov	r2, sl
 8007432:	4631      	mov	r1, r6
 8007434:	4628      	mov	r0, r5
 8007436:	47b8      	blx	r7
 8007438:	3001      	adds	r0, #1
 800743a:	f43f aeaa 	beq.w	8007192 <_printf_float+0xbe>
 800743e:	f108 0801 	add.w	r8, r8, #1
 8007442:	e7ec      	b.n	800741e <_printf_float+0x34a>
 8007444:	4613      	mov	r3, r2
 8007446:	4631      	mov	r1, r6
 8007448:	4642      	mov	r2, r8
 800744a:	4628      	mov	r0, r5
 800744c:	47b8      	blx	r7
 800744e:	3001      	adds	r0, #1
 8007450:	d1c0      	bne.n	80073d4 <_printf_float+0x300>
 8007452:	e69e      	b.n	8007192 <_printf_float+0xbe>
 8007454:	2301      	movs	r3, #1
 8007456:	4631      	mov	r1, r6
 8007458:	4628      	mov	r0, r5
 800745a:	9205      	str	r2, [sp, #20]
 800745c:	47b8      	blx	r7
 800745e:	3001      	adds	r0, #1
 8007460:	f43f ae97 	beq.w	8007192 <_printf_float+0xbe>
 8007464:	9a05      	ldr	r2, [sp, #20]
 8007466:	f10b 0b01 	add.w	fp, fp, #1
 800746a:	e7b9      	b.n	80073e0 <_printf_float+0x30c>
 800746c:	ee18 3a10 	vmov	r3, s16
 8007470:	4652      	mov	r2, sl
 8007472:	4631      	mov	r1, r6
 8007474:	4628      	mov	r0, r5
 8007476:	47b8      	blx	r7
 8007478:	3001      	adds	r0, #1
 800747a:	d1be      	bne.n	80073fa <_printf_float+0x326>
 800747c:	e689      	b.n	8007192 <_printf_float+0xbe>
 800747e:	9a05      	ldr	r2, [sp, #20]
 8007480:	464b      	mov	r3, r9
 8007482:	4442      	add	r2, r8
 8007484:	4631      	mov	r1, r6
 8007486:	4628      	mov	r0, r5
 8007488:	47b8      	blx	r7
 800748a:	3001      	adds	r0, #1
 800748c:	d1c1      	bne.n	8007412 <_printf_float+0x33e>
 800748e:	e680      	b.n	8007192 <_printf_float+0xbe>
 8007490:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007492:	2a01      	cmp	r2, #1
 8007494:	dc01      	bgt.n	800749a <_printf_float+0x3c6>
 8007496:	07db      	lsls	r3, r3, #31
 8007498:	d53a      	bpl.n	8007510 <_printf_float+0x43c>
 800749a:	2301      	movs	r3, #1
 800749c:	4642      	mov	r2, r8
 800749e:	4631      	mov	r1, r6
 80074a0:	4628      	mov	r0, r5
 80074a2:	47b8      	blx	r7
 80074a4:	3001      	adds	r0, #1
 80074a6:	f43f ae74 	beq.w	8007192 <_printf_float+0xbe>
 80074aa:	ee18 3a10 	vmov	r3, s16
 80074ae:	4652      	mov	r2, sl
 80074b0:	4631      	mov	r1, r6
 80074b2:	4628      	mov	r0, r5
 80074b4:	47b8      	blx	r7
 80074b6:	3001      	adds	r0, #1
 80074b8:	f43f ae6b 	beq.w	8007192 <_printf_float+0xbe>
 80074bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80074c0:	2200      	movs	r2, #0
 80074c2:	2300      	movs	r3, #0
 80074c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80074c8:	f7f9 fb08 	bl	8000adc <__aeabi_dcmpeq>
 80074cc:	b9d8      	cbnz	r0, 8007506 <_printf_float+0x432>
 80074ce:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80074d2:	f108 0201 	add.w	r2, r8, #1
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	d10e      	bne.n	80074fe <_printf_float+0x42a>
 80074e0:	e657      	b.n	8007192 <_printf_float+0xbe>
 80074e2:	2301      	movs	r3, #1
 80074e4:	4652      	mov	r2, sl
 80074e6:	4631      	mov	r1, r6
 80074e8:	4628      	mov	r0, r5
 80074ea:	47b8      	blx	r7
 80074ec:	3001      	adds	r0, #1
 80074ee:	f43f ae50 	beq.w	8007192 <_printf_float+0xbe>
 80074f2:	f108 0801 	add.w	r8, r8, #1
 80074f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074f8:	3b01      	subs	r3, #1
 80074fa:	4543      	cmp	r3, r8
 80074fc:	dcf1      	bgt.n	80074e2 <_printf_float+0x40e>
 80074fe:	464b      	mov	r3, r9
 8007500:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007504:	e6da      	b.n	80072bc <_printf_float+0x1e8>
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	f104 0a1a 	add.w	sl, r4, #26
 800750e:	e7f2      	b.n	80074f6 <_printf_float+0x422>
 8007510:	2301      	movs	r3, #1
 8007512:	4642      	mov	r2, r8
 8007514:	e7df      	b.n	80074d6 <_printf_float+0x402>
 8007516:	2301      	movs	r3, #1
 8007518:	464a      	mov	r2, r9
 800751a:	4631      	mov	r1, r6
 800751c:	4628      	mov	r0, r5
 800751e:	47b8      	blx	r7
 8007520:	3001      	adds	r0, #1
 8007522:	f43f ae36 	beq.w	8007192 <_printf_float+0xbe>
 8007526:	f108 0801 	add.w	r8, r8, #1
 800752a:	68e3      	ldr	r3, [r4, #12]
 800752c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800752e:	1a5b      	subs	r3, r3, r1
 8007530:	4543      	cmp	r3, r8
 8007532:	dcf0      	bgt.n	8007516 <_printf_float+0x442>
 8007534:	e6f8      	b.n	8007328 <_printf_float+0x254>
 8007536:	f04f 0800 	mov.w	r8, #0
 800753a:	f104 0919 	add.w	r9, r4, #25
 800753e:	e7f4      	b.n	800752a <_printf_float+0x456>

08007540 <_printf_common>:
 8007540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007544:	4616      	mov	r6, r2
 8007546:	4699      	mov	r9, r3
 8007548:	688a      	ldr	r2, [r1, #8]
 800754a:	690b      	ldr	r3, [r1, #16]
 800754c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007550:	4293      	cmp	r3, r2
 8007552:	bfb8      	it	lt
 8007554:	4613      	movlt	r3, r2
 8007556:	6033      	str	r3, [r6, #0]
 8007558:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800755c:	4607      	mov	r7, r0
 800755e:	460c      	mov	r4, r1
 8007560:	b10a      	cbz	r2, 8007566 <_printf_common+0x26>
 8007562:	3301      	adds	r3, #1
 8007564:	6033      	str	r3, [r6, #0]
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	0699      	lsls	r1, r3, #26
 800756a:	bf42      	ittt	mi
 800756c:	6833      	ldrmi	r3, [r6, #0]
 800756e:	3302      	addmi	r3, #2
 8007570:	6033      	strmi	r3, [r6, #0]
 8007572:	6825      	ldr	r5, [r4, #0]
 8007574:	f015 0506 	ands.w	r5, r5, #6
 8007578:	d106      	bne.n	8007588 <_printf_common+0x48>
 800757a:	f104 0a19 	add.w	sl, r4, #25
 800757e:	68e3      	ldr	r3, [r4, #12]
 8007580:	6832      	ldr	r2, [r6, #0]
 8007582:	1a9b      	subs	r3, r3, r2
 8007584:	42ab      	cmp	r3, r5
 8007586:	dc26      	bgt.n	80075d6 <_printf_common+0x96>
 8007588:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800758c:	1e13      	subs	r3, r2, #0
 800758e:	6822      	ldr	r2, [r4, #0]
 8007590:	bf18      	it	ne
 8007592:	2301      	movne	r3, #1
 8007594:	0692      	lsls	r2, r2, #26
 8007596:	d42b      	bmi.n	80075f0 <_printf_common+0xb0>
 8007598:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800759c:	4649      	mov	r1, r9
 800759e:	4638      	mov	r0, r7
 80075a0:	47c0      	blx	r8
 80075a2:	3001      	adds	r0, #1
 80075a4:	d01e      	beq.n	80075e4 <_printf_common+0xa4>
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	6922      	ldr	r2, [r4, #16]
 80075aa:	f003 0306 	and.w	r3, r3, #6
 80075ae:	2b04      	cmp	r3, #4
 80075b0:	bf02      	ittt	eq
 80075b2:	68e5      	ldreq	r5, [r4, #12]
 80075b4:	6833      	ldreq	r3, [r6, #0]
 80075b6:	1aed      	subeq	r5, r5, r3
 80075b8:	68a3      	ldr	r3, [r4, #8]
 80075ba:	bf0c      	ite	eq
 80075bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075c0:	2500      	movne	r5, #0
 80075c2:	4293      	cmp	r3, r2
 80075c4:	bfc4      	itt	gt
 80075c6:	1a9b      	subgt	r3, r3, r2
 80075c8:	18ed      	addgt	r5, r5, r3
 80075ca:	2600      	movs	r6, #0
 80075cc:	341a      	adds	r4, #26
 80075ce:	42b5      	cmp	r5, r6
 80075d0:	d11a      	bne.n	8007608 <_printf_common+0xc8>
 80075d2:	2000      	movs	r0, #0
 80075d4:	e008      	b.n	80075e8 <_printf_common+0xa8>
 80075d6:	2301      	movs	r3, #1
 80075d8:	4652      	mov	r2, sl
 80075da:	4649      	mov	r1, r9
 80075dc:	4638      	mov	r0, r7
 80075de:	47c0      	blx	r8
 80075e0:	3001      	adds	r0, #1
 80075e2:	d103      	bne.n	80075ec <_printf_common+0xac>
 80075e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ec:	3501      	adds	r5, #1
 80075ee:	e7c6      	b.n	800757e <_printf_common+0x3e>
 80075f0:	18e1      	adds	r1, r4, r3
 80075f2:	1c5a      	adds	r2, r3, #1
 80075f4:	2030      	movs	r0, #48	; 0x30
 80075f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075fa:	4422      	add	r2, r4
 80075fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007600:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007604:	3302      	adds	r3, #2
 8007606:	e7c7      	b.n	8007598 <_printf_common+0x58>
 8007608:	2301      	movs	r3, #1
 800760a:	4622      	mov	r2, r4
 800760c:	4649      	mov	r1, r9
 800760e:	4638      	mov	r0, r7
 8007610:	47c0      	blx	r8
 8007612:	3001      	adds	r0, #1
 8007614:	d0e6      	beq.n	80075e4 <_printf_common+0xa4>
 8007616:	3601      	adds	r6, #1
 8007618:	e7d9      	b.n	80075ce <_printf_common+0x8e>
	...

0800761c <_printf_i>:
 800761c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007620:	7e0f      	ldrb	r7, [r1, #24]
 8007622:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007624:	2f78      	cmp	r7, #120	; 0x78
 8007626:	4691      	mov	r9, r2
 8007628:	4680      	mov	r8, r0
 800762a:	460c      	mov	r4, r1
 800762c:	469a      	mov	sl, r3
 800762e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007632:	d807      	bhi.n	8007644 <_printf_i+0x28>
 8007634:	2f62      	cmp	r7, #98	; 0x62
 8007636:	d80a      	bhi.n	800764e <_printf_i+0x32>
 8007638:	2f00      	cmp	r7, #0
 800763a:	f000 80d4 	beq.w	80077e6 <_printf_i+0x1ca>
 800763e:	2f58      	cmp	r7, #88	; 0x58
 8007640:	f000 80c0 	beq.w	80077c4 <_printf_i+0x1a8>
 8007644:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007648:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800764c:	e03a      	b.n	80076c4 <_printf_i+0xa8>
 800764e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007652:	2b15      	cmp	r3, #21
 8007654:	d8f6      	bhi.n	8007644 <_printf_i+0x28>
 8007656:	a101      	add	r1, pc, #4	; (adr r1, 800765c <_printf_i+0x40>)
 8007658:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800765c:	080076b5 	.word	0x080076b5
 8007660:	080076c9 	.word	0x080076c9
 8007664:	08007645 	.word	0x08007645
 8007668:	08007645 	.word	0x08007645
 800766c:	08007645 	.word	0x08007645
 8007670:	08007645 	.word	0x08007645
 8007674:	080076c9 	.word	0x080076c9
 8007678:	08007645 	.word	0x08007645
 800767c:	08007645 	.word	0x08007645
 8007680:	08007645 	.word	0x08007645
 8007684:	08007645 	.word	0x08007645
 8007688:	080077cd 	.word	0x080077cd
 800768c:	080076f5 	.word	0x080076f5
 8007690:	08007787 	.word	0x08007787
 8007694:	08007645 	.word	0x08007645
 8007698:	08007645 	.word	0x08007645
 800769c:	080077ef 	.word	0x080077ef
 80076a0:	08007645 	.word	0x08007645
 80076a4:	080076f5 	.word	0x080076f5
 80076a8:	08007645 	.word	0x08007645
 80076ac:	08007645 	.word	0x08007645
 80076b0:	0800778f 	.word	0x0800778f
 80076b4:	682b      	ldr	r3, [r5, #0]
 80076b6:	1d1a      	adds	r2, r3, #4
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	602a      	str	r2, [r5, #0]
 80076bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80076c4:	2301      	movs	r3, #1
 80076c6:	e09f      	b.n	8007808 <_printf_i+0x1ec>
 80076c8:	6820      	ldr	r0, [r4, #0]
 80076ca:	682b      	ldr	r3, [r5, #0]
 80076cc:	0607      	lsls	r7, r0, #24
 80076ce:	f103 0104 	add.w	r1, r3, #4
 80076d2:	6029      	str	r1, [r5, #0]
 80076d4:	d501      	bpl.n	80076da <_printf_i+0xbe>
 80076d6:	681e      	ldr	r6, [r3, #0]
 80076d8:	e003      	b.n	80076e2 <_printf_i+0xc6>
 80076da:	0646      	lsls	r6, r0, #25
 80076dc:	d5fb      	bpl.n	80076d6 <_printf_i+0xba>
 80076de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80076e2:	2e00      	cmp	r6, #0
 80076e4:	da03      	bge.n	80076ee <_printf_i+0xd2>
 80076e6:	232d      	movs	r3, #45	; 0x2d
 80076e8:	4276      	negs	r6, r6
 80076ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076ee:	485a      	ldr	r0, [pc, #360]	; (8007858 <_printf_i+0x23c>)
 80076f0:	230a      	movs	r3, #10
 80076f2:	e012      	b.n	800771a <_printf_i+0xfe>
 80076f4:	682b      	ldr	r3, [r5, #0]
 80076f6:	6820      	ldr	r0, [r4, #0]
 80076f8:	1d19      	adds	r1, r3, #4
 80076fa:	6029      	str	r1, [r5, #0]
 80076fc:	0605      	lsls	r5, r0, #24
 80076fe:	d501      	bpl.n	8007704 <_printf_i+0xe8>
 8007700:	681e      	ldr	r6, [r3, #0]
 8007702:	e002      	b.n	800770a <_printf_i+0xee>
 8007704:	0641      	lsls	r1, r0, #25
 8007706:	d5fb      	bpl.n	8007700 <_printf_i+0xe4>
 8007708:	881e      	ldrh	r6, [r3, #0]
 800770a:	4853      	ldr	r0, [pc, #332]	; (8007858 <_printf_i+0x23c>)
 800770c:	2f6f      	cmp	r7, #111	; 0x6f
 800770e:	bf0c      	ite	eq
 8007710:	2308      	moveq	r3, #8
 8007712:	230a      	movne	r3, #10
 8007714:	2100      	movs	r1, #0
 8007716:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800771a:	6865      	ldr	r5, [r4, #4]
 800771c:	60a5      	str	r5, [r4, #8]
 800771e:	2d00      	cmp	r5, #0
 8007720:	bfa2      	ittt	ge
 8007722:	6821      	ldrge	r1, [r4, #0]
 8007724:	f021 0104 	bicge.w	r1, r1, #4
 8007728:	6021      	strge	r1, [r4, #0]
 800772a:	b90e      	cbnz	r6, 8007730 <_printf_i+0x114>
 800772c:	2d00      	cmp	r5, #0
 800772e:	d04b      	beq.n	80077c8 <_printf_i+0x1ac>
 8007730:	4615      	mov	r5, r2
 8007732:	fbb6 f1f3 	udiv	r1, r6, r3
 8007736:	fb03 6711 	mls	r7, r3, r1, r6
 800773a:	5dc7      	ldrb	r7, [r0, r7]
 800773c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007740:	4637      	mov	r7, r6
 8007742:	42bb      	cmp	r3, r7
 8007744:	460e      	mov	r6, r1
 8007746:	d9f4      	bls.n	8007732 <_printf_i+0x116>
 8007748:	2b08      	cmp	r3, #8
 800774a:	d10b      	bne.n	8007764 <_printf_i+0x148>
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	07de      	lsls	r6, r3, #31
 8007750:	d508      	bpl.n	8007764 <_printf_i+0x148>
 8007752:	6923      	ldr	r3, [r4, #16]
 8007754:	6861      	ldr	r1, [r4, #4]
 8007756:	4299      	cmp	r1, r3
 8007758:	bfde      	ittt	le
 800775a:	2330      	movle	r3, #48	; 0x30
 800775c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007760:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007764:	1b52      	subs	r2, r2, r5
 8007766:	6122      	str	r2, [r4, #16]
 8007768:	f8cd a000 	str.w	sl, [sp]
 800776c:	464b      	mov	r3, r9
 800776e:	aa03      	add	r2, sp, #12
 8007770:	4621      	mov	r1, r4
 8007772:	4640      	mov	r0, r8
 8007774:	f7ff fee4 	bl	8007540 <_printf_common>
 8007778:	3001      	adds	r0, #1
 800777a:	d14a      	bne.n	8007812 <_printf_i+0x1f6>
 800777c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007780:	b004      	add	sp, #16
 8007782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	f043 0320 	orr.w	r3, r3, #32
 800778c:	6023      	str	r3, [r4, #0]
 800778e:	4833      	ldr	r0, [pc, #204]	; (800785c <_printf_i+0x240>)
 8007790:	2778      	movs	r7, #120	; 0x78
 8007792:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	6829      	ldr	r1, [r5, #0]
 800779a:	061f      	lsls	r7, r3, #24
 800779c:	f851 6b04 	ldr.w	r6, [r1], #4
 80077a0:	d402      	bmi.n	80077a8 <_printf_i+0x18c>
 80077a2:	065f      	lsls	r7, r3, #25
 80077a4:	bf48      	it	mi
 80077a6:	b2b6      	uxthmi	r6, r6
 80077a8:	07df      	lsls	r7, r3, #31
 80077aa:	bf48      	it	mi
 80077ac:	f043 0320 	orrmi.w	r3, r3, #32
 80077b0:	6029      	str	r1, [r5, #0]
 80077b2:	bf48      	it	mi
 80077b4:	6023      	strmi	r3, [r4, #0]
 80077b6:	b91e      	cbnz	r6, 80077c0 <_printf_i+0x1a4>
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	f023 0320 	bic.w	r3, r3, #32
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	2310      	movs	r3, #16
 80077c2:	e7a7      	b.n	8007714 <_printf_i+0xf8>
 80077c4:	4824      	ldr	r0, [pc, #144]	; (8007858 <_printf_i+0x23c>)
 80077c6:	e7e4      	b.n	8007792 <_printf_i+0x176>
 80077c8:	4615      	mov	r5, r2
 80077ca:	e7bd      	b.n	8007748 <_printf_i+0x12c>
 80077cc:	682b      	ldr	r3, [r5, #0]
 80077ce:	6826      	ldr	r6, [r4, #0]
 80077d0:	6961      	ldr	r1, [r4, #20]
 80077d2:	1d18      	adds	r0, r3, #4
 80077d4:	6028      	str	r0, [r5, #0]
 80077d6:	0635      	lsls	r5, r6, #24
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	d501      	bpl.n	80077e0 <_printf_i+0x1c4>
 80077dc:	6019      	str	r1, [r3, #0]
 80077de:	e002      	b.n	80077e6 <_printf_i+0x1ca>
 80077e0:	0670      	lsls	r0, r6, #25
 80077e2:	d5fb      	bpl.n	80077dc <_printf_i+0x1c0>
 80077e4:	8019      	strh	r1, [r3, #0]
 80077e6:	2300      	movs	r3, #0
 80077e8:	6123      	str	r3, [r4, #16]
 80077ea:	4615      	mov	r5, r2
 80077ec:	e7bc      	b.n	8007768 <_printf_i+0x14c>
 80077ee:	682b      	ldr	r3, [r5, #0]
 80077f0:	1d1a      	adds	r2, r3, #4
 80077f2:	602a      	str	r2, [r5, #0]
 80077f4:	681d      	ldr	r5, [r3, #0]
 80077f6:	6862      	ldr	r2, [r4, #4]
 80077f8:	2100      	movs	r1, #0
 80077fa:	4628      	mov	r0, r5
 80077fc:	f7f8 fce8 	bl	80001d0 <memchr>
 8007800:	b108      	cbz	r0, 8007806 <_printf_i+0x1ea>
 8007802:	1b40      	subs	r0, r0, r5
 8007804:	6060      	str	r0, [r4, #4]
 8007806:	6863      	ldr	r3, [r4, #4]
 8007808:	6123      	str	r3, [r4, #16]
 800780a:	2300      	movs	r3, #0
 800780c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007810:	e7aa      	b.n	8007768 <_printf_i+0x14c>
 8007812:	6923      	ldr	r3, [r4, #16]
 8007814:	462a      	mov	r2, r5
 8007816:	4649      	mov	r1, r9
 8007818:	4640      	mov	r0, r8
 800781a:	47d0      	blx	sl
 800781c:	3001      	adds	r0, #1
 800781e:	d0ad      	beq.n	800777c <_printf_i+0x160>
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	079b      	lsls	r3, r3, #30
 8007824:	d413      	bmi.n	800784e <_printf_i+0x232>
 8007826:	68e0      	ldr	r0, [r4, #12]
 8007828:	9b03      	ldr	r3, [sp, #12]
 800782a:	4298      	cmp	r0, r3
 800782c:	bfb8      	it	lt
 800782e:	4618      	movlt	r0, r3
 8007830:	e7a6      	b.n	8007780 <_printf_i+0x164>
 8007832:	2301      	movs	r3, #1
 8007834:	4632      	mov	r2, r6
 8007836:	4649      	mov	r1, r9
 8007838:	4640      	mov	r0, r8
 800783a:	47d0      	blx	sl
 800783c:	3001      	adds	r0, #1
 800783e:	d09d      	beq.n	800777c <_printf_i+0x160>
 8007840:	3501      	adds	r5, #1
 8007842:	68e3      	ldr	r3, [r4, #12]
 8007844:	9903      	ldr	r1, [sp, #12]
 8007846:	1a5b      	subs	r3, r3, r1
 8007848:	42ab      	cmp	r3, r5
 800784a:	dcf2      	bgt.n	8007832 <_printf_i+0x216>
 800784c:	e7eb      	b.n	8007826 <_printf_i+0x20a>
 800784e:	2500      	movs	r5, #0
 8007850:	f104 0619 	add.w	r6, r4, #25
 8007854:	e7f5      	b.n	8007842 <_printf_i+0x226>
 8007856:	bf00      	nop
 8007858:	0800e156 	.word	0x0800e156
 800785c:	0800e167 	.word	0x0800e167

08007860 <siprintf>:
 8007860:	b40e      	push	{r1, r2, r3}
 8007862:	b500      	push	{lr}
 8007864:	b09c      	sub	sp, #112	; 0x70
 8007866:	ab1d      	add	r3, sp, #116	; 0x74
 8007868:	9002      	str	r0, [sp, #8]
 800786a:	9006      	str	r0, [sp, #24]
 800786c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007870:	4809      	ldr	r0, [pc, #36]	; (8007898 <siprintf+0x38>)
 8007872:	9107      	str	r1, [sp, #28]
 8007874:	9104      	str	r1, [sp, #16]
 8007876:	4909      	ldr	r1, [pc, #36]	; (800789c <siprintf+0x3c>)
 8007878:	f853 2b04 	ldr.w	r2, [r3], #4
 800787c:	9105      	str	r1, [sp, #20]
 800787e:	6800      	ldr	r0, [r0, #0]
 8007880:	9301      	str	r3, [sp, #4]
 8007882:	a902      	add	r1, sp, #8
 8007884:	f002 fa34 	bl	8009cf0 <_svfiprintf_r>
 8007888:	9b02      	ldr	r3, [sp, #8]
 800788a:	2200      	movs	r2, #0
 800788c:	701a      	strb	r2, [r3, #0]
 800788e:	b01c      	add	sp, #112	; 0x70
 8007890:	f85d eb04 	ldr.w	lr, [sp], #4
 8007894:	b003      	add	sp, #12
 8007896:	4770      	bx	lr
 8007898:	200001f4 	.word	0x200001f4
 800789c:	ffff0208 	.word	0xffff0208

080078a0 <std>:
 80078a0:	2300      	movs	r3, #0
 80078a2:	b510      	push	{r4, lr}
 80078a4:	4604      	mov	r4, r0
 80078a6:	e9c0 3300 	strd	r3, r3, [r0]
 80078aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078ae:	6083      	str	r3, [r0, #8]
 80078b0:	8181      	strh	r1, [r0, #12]
 80078b2:	6643      	str	r3, [r0, #100]	; 0x64
 80078b4:	81c2      	strh	r2, [r0, #14]
 80078b6:	6183      	str	r3, [r0, #24]
 80078b8:	4619      	mov	r1, r3
 80078ba:	2208      	movs	r2, #8
 80078bc:	305c      	adds	r0, #92	; 0x5c
 80078be:	f000 ff7d 	bl	80087bc <memset>
 80078c2:	4b05      	ldr	r3, [pc, #20]	; (80078d8 <std+0x38>)
 80078c4:	6263      	str	r3, [r4, #36]	; 0x24
 80078c6:	4b05      	ldr	r3, [pc, #20]	; (80078dc <std+0x3c>)
 80078c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80078ca:	4b05      	ldr	r3, [pc, #20]	; (80078e0 <std+0x40>)
 80078cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078ce:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <std+0x44>)
 80078d0:	6224      	str	r4, [r4, #32]
 80078d2:	6323      	str	r3, [r4, #48]	; 0x30
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	bf00      	nop
 80078d8:	0800ab2f 	.word	0x0800ab2f
 80078dc:	0800ab51 	.word	0x0800ab51
 80078e0:	0800ab89 	.word	0x0800ab89
 80078e4:	0800abad 	.word	0x0800abad

080078e8 <stdio_exit_handler>:
 80078e8:	4a02      	ldr	r2, [pc, #8]	; (80078f4 <stdio_exit_handler+0xc>)
 80078ea:	4903      	ldr	r1, [pc, #12]	; (80078f8 <stdio_exit_handler+0x10>)
 80078ec:	4803      	ldr	r0, [pc, #12]	; (80078fc <stdio_exit_handler+0x14>)
 80078ee:	f000 bec5 	b.w	800867c <_fwalk_sglue>
 80078f2:	bf00      	nop
 80078f4:	20000030 	.word	0x20000030
 80078f8:	0800a16d 	.word	0x0800a16d
 80078fc:	200001a8 	.word	0x200001a8

08007900 <cleanup_stdio>:
 8007900:	6841      	ldr	r1, [r0, #4]
 8007902:	4b0c      	ldr	r3, [pc, #48]	; (8007934 <cleanup_stdio+0x34>)
 8007904:	4299      	cmp	r1, r3
 8007906:	b510      	push	{r4, lr}
 8007908:	4604      	mov	r4, r0
 800790a:	d001      	beq.n	8007910 <cleanup_stdio+0x10>
 800790c:	f002 fc2e 	bl	800a16c <_fflush_r>
 8007910:	68a1      	ldr	r1, [r4, #8]
 8007912:	4b09      	ldr	r3, [pc, #36]	; (8007938 <cleanup_stdio+0x38>)
 8007914:	4299      	cmp	r1, r3
 8007916:	d002      	beq.n	800791e <cleanup_stdio+0x1e>
 8007918:	4620      	mov	r0, r4
 800791a:	f002 fc27 	bl	800a16c <_fflush_r>
 800791e:	68e1      	ldr	r1, [r4, #12]
 8007920:	4b06      	ldr	r3, [pc, #24]	; (800793c <cleanup_stdio+0x3c>)
 8007922:	4299      	cmp	r1, r3
 8007924:	d004      	beq.n	8007930 <cleanup_stdio+0x30>
 8007926:	4620      	mov	r0, r4
 8007928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800792c:	f002 bc1e 	b.w	800a16c <_fflush_r>
 8007930:	bd10      	pop	{r4, pc}
 8007932:	bf00      	nop
 8007934:	20000e70 	.word	0x20000e70
 8007938:	20000ed8 	.word	0x20000ed8
 800793c:	20000f40 	.word	0x20000f40

08007940 <global_stdio_init.part.0>:
 8007940:	b510      	push	{r4, lr}
 8007942:	4b0b      	ldr	r3, [pc, #44]	; (8007970 <global_stdio_init.part.0+0x30>)
 8007944:	4c0b      	ldr	r4, [pc, #44]	; (8007974 <global_stdio_init.part.0+0x34>)
 8007946:	4a0c      	ldr	r2, [pc, #48]	; (8007978 <global_stdio_init.part.0+0x38>)
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	4620      	mov	r0, r4
 800794c:	2200      	movs	r2, #0
 800794e:	2104      	movs	r1, #4
 8007950:	f7ff ffa6 	bl	80078a0 <std>
 8007954:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007958:	2201      	movs	r2, #1
 800795a:	2109      	movs	r1, #9
 800795c:	f7ff ffa0 	bl	80078a0 <std>
 8007960:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007964:	2202      	movs	r2, #2
 8007966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800796a:	2112      	movs	r1, #18
 800796c:	f7ff bf98 	b.w	80078a0 <std>
 8007970:	20000fa8 	.word	0x20000fa8
 8007974:	20000e70 	.word	0x20000e70
 8007978:	080078e9 	.word	0x080078e9

0800797c <__sfp_lock_acquire>:
 800797c:	4801      	ldr	r0, [pc, #4]	; (8007984 <__sfp_lock_acquire+0x8>)
 800797e:	f000 bf53 	b.w	8008828 <__retarget_lock_acquire_recursive>
 8007982:	bf00      	nop
 8007984:	20000fad 	.word	0x20000fad

08007988 <__sfp_lock_release>:
 8007988:	4801      	ldr	r0, [pc, #4]	; (8007990 <__sfp_lock_release+0x8>)
 800798a:	f000 bf4e 	b.w	800882a <__retarget_lock_release_recursive>
 800798e:	bf00      	nop
 8007990:	20000fad 	.word	0x20000fad

08007994 <__sinit>:
 8007994:	b510      	push	{r4, lr}
 8007996:	4604      	mov	r4, r0
 8007998:	f7ff fff0 	bl	800797c <__sfp_lock_acquire>
 800799c:	6a23      	ldr	r3, [r4, #32]
 800799e:	b11b      	cbz	r3, 80079a8 <__sinit+0x14>
 80079a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079a4:	f7ff bff0 	b.w	8007988 <__sfp_lock_release>
 80079a8:	4b04      	ldr	r3, [pc, #16]	; (80079bc <__sinit+0x28>)
 80079aa:	6223      	str	r3, [r4, #32]
 80079ac:	4b04      	ldr	r3, [pc, #16]	; (80079c0 <__sinit+0x2c>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1f5      	bne.n	80079a0 <__sinit+0xc>
 80079b4:	f7ff ffc4 	bl	8007940 <global_stdio_init.part.0>
 80079b8:	e7f2      	b.n	80079a0 <__sinit+0xc>
 80079ba:	bf00      	nop
 80079bc:	08007901 	.word	0x08007901
 80079c0:	20000fa8 	.word	0x20000fa8

080079c4 <sulp>:
 80079c4:	b570      	push	{r4, r5, r6, lr}
 80079c6:	4604      	mov	r4, r0
 80079c8:	460d      	mov	r5, r1
 80079ca:	ec45 4b10 	vmov	d0, r4, r5
 80079ce:	4616      	mov	r6, r2
 80079d0:	f002 ff6c 	bl	800a8ac <__ulp>
 80079d4:	ec51 0b10 	vmov	r0, r1, d0
 80079d8:	b17e      	cbz	r6, 80079fa <sulp+0x36>
 80079da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80079de:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	dd09      	ble.n	80079fa <sulp+0x36>
 80079e6:	051b      	lsls	r3, r3, #20
 80079e8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80079ec:	2400      	movs	r4, #0
 80079ee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80079f2:	4622      	mov	r2, r4
 80079f4:	462b      	mov	r3, r5
 80079f6:	f7f8 fe09 	bl	800060c <__aeabi_dmul>
 80079fa:	bd70      	pop	{r4, r5, r6, pc}
 80079fc:	0000      	movs	r0, r0
	...

08007a00 <_strtod_l>:
 8007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a04:	ed2d 8b02 	vpush	{d8}
 8007a08:	b09b      	sub	sp, #108	; 0x6c
 8007a0a:	4604      	mov	r4, r0
 8007a0c:	9213      	str	r2, [sp, #76]	; 0x4c
 8007a0e:	2200      	movs	r2, #0
 8007a10:	9216      	str	r2, [sp, #88]	; 0x58
 8007a12:	460d      	mov	r5, r1
 8007a14:	f04f 0800 	mov.w	r8, #0
 8007a18:	f04f 0900 	mov.w	r9, #0
 8007a1c:	460a      	mov	r2, r1
 8007a1e:	9215      	str	r2, [sp, #84]	; 0x54
 8007a20:	7811      	ldrb	r1, [r2, #0]
 8007a22:	292b      	cmp	r1, #43	; 0x2b
 8007a24:	d04c      	beq.n	8007ac0 <_strtod_l+0xc0>
 8007a26:	d83a      	bhi.n	8007a9e <_strtod_l+0x9e>
 8007a28:	290d      	cmp	r1, #13
 8007a2a:	d834      	bhi.n	8007a96 <_strtod_l+0x96>
 8007a2c:	2908      	cmp	r1, #8
 8007a2e:	d834      	bhi.n	8007a9a <_strtod_l+0x9a>
 8007a30:	2900      	cmp	r1, #0
 8007a32:	d03d      	beq.n	8007ab0 <_strtod_l+0xb0>
 8007a34:	2200      	movs	r2, #0
 8007a36:	920a      	str	r2, [sp, #40]	; 0x28
 8007a38:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007a3a:	7832      	ldrb	r2, [r6, #0]
 8007a3c:	2a30      	cmp	r2, #48	; 0x30
 8007a3e:	f040 80b4 	bne.w	8007baa <_strtod_l+0x1aa>
 8007a42:	7872      	ldrb	r2, [r6, #1]
 8007a44:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007a48:	2a58      	cmp	r2, #88	; 0x58
 8007a4a:	d170      	bne.n	8007b2e <_strtod_l+0x12e>
 8007a4c:	9302      	str	r3, [sp, #8]
 8007a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a50:	9301      	str	r3, [sp, #4]
 8007a52:	ab16      	add	r3, sp, #88	; 0x58
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	4a8e      	ldr	r2, [pc, #568]	; (8007c90 <_strtod_l+0x290>)
 8007a58:	ab17      	add	r3, sp, #92	; 0x5c
 8007a5a:	a915      	add	r1, sp, #84	; 0x54
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f001 fdfd 	bl	800965c <__gethex>
 8007a62:	f010 070f 	ands.w	r7, r0, #15
 8007a66:	4605      	mov	r5, r0
 8007a68:	d005      	beq.n	8007a76 <_strtod_l+0x76>
 8007a6a:	2f06      	cmp	r7, #6
 8007a6c:	d12a      	bne.n	8007ac4 <_strtod_l+0xc4>
 8007a6e:	3601      	adds	r6, #1
 8007a70:	2300      	movs	r3, #0
 8007a72:	9615      	str	r6, [sp, #84]	; 0x54
 8007a74:	930a      	str	r3, [sp, #40]	; 0x28
 8007a76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f040 857f 	bne.w	800857c <_strtod_l+0xb7c>
 8007a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a80:	b1db      	cbz	r3, 8007aba <_strtod_l+0xba>
 8007a82:	4642      	mov	r2, r8
 8007a84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007a88:	ec43 2b10 	vmov	d0, r2, r3
 8007a8c:	b01b      	add	sp, #108	; 0x6c
 8007a8e:	ecbd 8b02 	vpop	{d8}
 8007a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a96:	2920      	cmp	r1, #32
 8007a98:	d1cc      	bne.n	8007a34 <_strtod_l+0x34>
 8007a9a:	3201      	adds	r2, #1
 8007a9c:	e7bf      	b.n	8007a1e <_strtod_l+0x1e>
 8007a9e:	292d      	cmp	r1, #45	; 0x2d
 8007aa0:	d1c8      	bne.n	8007a34 <_strtod_l+0x34>
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	910a      	str	r1, [sp, #40]	; 0x28
 8007aa6:	1c51      	adds	r1, r2, #1
 8007aa8:	9115      	str	r1, [sp, #84]	; 0x54
 8007aaa:	7852      	ldrb	r2, [r2, #1]
 8007aac:	2a00      	cmp	r2, #0
 8007aae:	d1c3      	bne.n	8007a38 <_strtod_l+0x38>
 8007ab0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ab2:	9515      	str	r5, [sp, #84]	; 0x54
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f040 855f 	bne.w	8008578 <_strtod_l+0xb78>
 8007aba:	4642      	mov	r2, r8
 8007abc:	464b      	mov	r3, r9
 8007abe:	e7e3      	b.n	8007a88 <_strtod_l+0x88>
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	e7ef      	b.n	8007aa4 <_strtod_l+0xa4>
 8007ac4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ac6:	b13a      	cbz	r2, 8007ad8 <_strtod_l+0xd8>
 8007ac8:	2135      	movs	r1, #53	; 0x35
 8007aca:	a818      	add	r0, sp, #96	; 0x60
 8007acc:	f002 ffeb 	bl	800aaa6 <__copybits>
 8007ad0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	f002 fbbe 	bl	800a254 <_Bfree>
 8007ad8:	3f01      	subs	r7, #1
 8007ada:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007adc:	2f04      	cmp	r7, #4
 8007ade:	d806      	bhi.n	8007aee <_strtod_l+0xee>
 8007ae0:	e8df f007 	tbb	[pc, r7]
 8007ae4:	201d0314 	.word	0x201d0314
 8007ae8:	14          	.byte	0x14
 8007ae9:	00          	.byte	0x00
 8007aea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007aee:	05e9      	lsls	r1, r5, #23
 8007af0:	bf48      	it	mi
 8007af2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007af6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007afa:	0d1b      	lsrs	r3, r3, #20
 8007afc:	051b      	lsls	r3, r3, #20
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1b9      	bne.n	8007a76 <_strtod_l+0x76>
 8007b02:	f000 fe67 	bl	80087d4 <__errno>
 8007b06:	2322      	movs	r3, #34	; 0x22
 8007b08:	6003      	str	r3, [r0, #0]
 8007b0a:	e7b4      	b.n	8007a76 <_strtod_l+0x76>
 8007b0c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007b10:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007b14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007b18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007b1c:	e7e7      	b.n	8007aee <_strtod_l+0xee>
 8007b1e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007c98 <_strtod_l+0x298>
 8007b22:	e7e4      	b.n	8007aee <_strtod_l+0xee>
 8007b24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007b28:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007b2c:	e7df      	b.n	8007aee <_strtod_l+0xee>
 8007b2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b30:	1c5a      	adds	r2, r3, #1
 8007b32:	9215      	str	r2, [sp, #84]	; 0x54
 8007b34:	785b      	ldrb	r3, [r3, #1]
 8007b36:	2b30      	cmp	r3, #48	; 0x30
 8007b38:	d0f9      	beq.n	8007b2e <_strtod_l+0x12e>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d09b      	beq.n	8007a76 <_strtod_l+0x76>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	f04f 0a00 	mov.w	sl, #0
 8007b44:	9304      	str	r3, [sp, #16]
 8007b46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b48:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007b4e:	46d3      	mov	fp, sl
 8007b50:	220a      	movs	r2, #10
 8007b52:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007b54:	7806      	ldrb	r6, [r0, #0]
 8007b56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007b5a:	b2d9      	uxtb	r1, r3
 8007b5c:	2909      	cmp	r1, #9
 8007b5e:	d926      	bls.n	8007bae <_strtod_l+0x1ae>
 8007b60:	494c      	ldr	r1, [pc, #304]	; (8007c94 <_strtod_l+0x294>)
 8007b62:	2201      	movs	r2, #1
 8007b64:	f000 fda8 	bl	80086b8 <strncmp>
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d030      	beq.n	8007bce <_strtod_l+0x1ce>
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	4632      	mov	r2, r6
 8007b70:	9005      	str	r0, [sp, #20]
 8007b72:	465e      	mov	r6, fp
 8007b74:	4603      	mov	r3, r0
 8007b76:	2a65      	cmp	r2, #101	; 0x65
 8007b78:	d001      	beq.n	8007b7e <_strtod_l+0x17e>
 8007b7a:	2a45      	cmp	r2, #69	; 0x45
 8007b7c:	d113      	bne.n	8007ba6 <_strtod_l+0x1a6>
 8007b7e:	b91e      	cbnz	r6, 8007b88 <_strtod_l+0x188>
 8007b80:	9a04      	ldr	r2, [sp, #16]
 8007b82:	4302      	orrs	r2, r0
 8007b84:	d094      	beq.n	8007ab0 <_strtod_l+0xb0>
 8007b86:	2600      	movs	r6, #0
 8007b88:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007b8a:	1c6a      	adds	r2, r5, #1
 8007b8c:	9215      	str	r2, [sp, #84]	; 0x54
 8007b8e:	786a      	ldrb	r2, [r5, #1]
 8007b90:	2a2b      	cmp	r2, #43	; 0x2b
 8007b92:	d074      	beq.n	8007c7e <_strtod_l+0x27e>
 8007b94:	2a2d      	cmp	r2, #45	; 0x2d
 8007b96:	d078      	beq.n	8007c8a <_strtod_l+0x28a>
 8007b98:	f04f 0c00 	mov.w	ip, #0
 8007b9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007ba0:	2909      	cmp	r1, #9
 8007ba2:	d97f      	bls.n	8007ca4 <_strtod_l+0x2a4>
 8007ba4:	9515      	str	r5, [sp, #84]	; 0x54
 8007ba6:	2700      	movs	r7, #0
 8007ba8:	e09e      	b.n	8007ce8 <_strtod_l+0x2e8>
 8007baa:	2300      	movs	r3, #0
 8007bac:	e7c8      	b.n	8007b40 <_strtod_l+0x140>
 8007bae:	f1bb 0f08 	cmp.w	fp, #8
 8007bb2:	bfd8      	it	le
 8007bb4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007bb6:	f100 0001 	add.w	r0, r0, #1
 8007bba:	bfda      	itte	le
 8007bbc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007bc0:	9309      	strle	r3, [sp, #36]	; 0x24
 8007bc2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007bc6:	f10b 0b01 	add.w	fp, fp, #1
 8007bca:	9015      	str	r0, [sp, #84]	; 0x54
 8007bcc:	e7c1      	b.n	8007b52 <_strtod_l+0x152>
 8007bce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bd0:	1c5a      	adds	r2, r3, #1
 8007bd2:	9215      	str	r2, [sp, #84]	; 0x54
 8007bd4:	785a      	ldrb	r2, [r3, #1]
 8007bd6:	f1bb 0f00 	cmp.w	fp, #0
 8007bda:	d037      	beq.n	8007c4c <_strtod_l+0x24c>
 8007bdc:	9005      	str	r0, [sp, #20]
 8007bde:	465e      	mov	r6, fp
 8007be0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007be4:	2b09      	cmp	r3, #9
 8007be6:	d912      	bls.n	8007c0e <_strtod_l+0x20e>
 8007be8:	2301      	movs	r3, #1
 8007bea:	e7c4      	b.n	8007b76 <_strtod_l+0x176>
 8007bec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bee:	1c5a      	adds	r2, r3, #1
 8007bf0:	9215      	str	r2, [sp, #84]	; 0x54
 8007bf2:	785a      	ldrb	r2, [r3, #1]
 8007bf4:	3001      	adds	r0, #1
 8007bf6:	2a30      	cmp	r2, #48	; 0x30
 8007bf8:	d0f8      	beq.n	8007bec <_strtod_l+0x1ec>
 8007bfa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007bfe:	2b08      	cmp	r3, #8
 8007c00:	f200 84c1 	bhi.w	8008586 <_strtod_l+0xb86>
 8007c04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c06:	9005      	str	r0, [sp, #20]
 8007c08:	2000      	movs	r0, #0
 8007c0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c0c:	4606      	mov	r6, r0
 8007c0e:	3a30      	subs	r2, #48	; 0x30
 8007c10:	f100 0301 	add.w	r3, r0, #1
 8007c14:	d014      	beq.n	8007c40 <_strtod_l+0x240>
 8007c16:	9905      	ldr	r1, [sp, #20]
 8007c18:	4419      	add	r1, r3
 8007c1a:	9105      	str	r1, [sp, #20]
 8007c1c:	4633      	mov	r3, r6
 8007c1e:	eb00 0c06 	add.w	ip, r0, r6
 8007c22:	210a      	movs	r1, #10
 8007c24:	4563      	cmp	r3, ip
 8007c26:	d113      	bne.n	8007c50 <_strtod_l+0x250>
 8007c28:	1833      	adds	r3, r6, r0
 8007c2a:	2b08      	cmp	r3, #8
 8007c2c:	f106 0601 	add.w	r6, r6, #1
 8007c30:	4406      	add	r6, r0
 8007c32:	dc1a      	bgt.n	8007c6a <_strtod_l+0x26a>
 8007c34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c36:	230a      	movs	r3, #10
 8007c38:	fb03 2301 	mla	r3, r3, r1, r2
 8007c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007c3e:	2300      	movs	r3, #0
 8007c40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c42:	1c51      	adds	r1, r2, #1
 8007c44:	9115      	str	r1, [sp, #84]	; 0x54
 8007c46:	7852      	ldrb	r2, [r2, #1]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	e7c9      	b.n	8007be0 <_strtod_l+0x1e0>
 8007c4c:	4658      	mov	r0, fp
 8007c4e:	e7d2      	b.n	8007bf6 <_strtod_l+0x1f6>
 8007c50:	2b08      	cmp	r3, #8
 8007c52:	f103 0301 	add.w	r3, r3, #1
 8007c56:	dc03      	bgt.n	8007c60 <_strtod_l+0x260>
 8007c58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007c5a:	434f      	muls	r7, r1
 8007c5c:	9709      	str	r7, [sp, #36]	; 0x24
 8007c5e:	e7e1      	b.n	8007c24 <_strtod_l+0x224>
 8007c60:	2b10      	cmp	r3, #16
 8007c62:	bfd8      	it	le
 8007c64:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007c68:	e7dc      	b.n	8007c24 <_strtod_l+0x224>
 8007c6a:	2e10      	cmp	r6, #16
 8007c6c:	bfdc      	itt	le
 8007c6e:	230a      	movle	r3, #10
 8007c70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007c74:	e7e3      	b.n	8007c3e <_strtod_l+0x23e>
 8007c76:	2300      	movs	r3, #0
 8007c78:	9305      	str	r3, [sp, #20]
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e780      	b.n	8007b80 <_strtod_l+0x180>
 8007c7e:	f04f 0c00 	mov.w	ip, #0
 8007c82:	1caa      	adds	r2, r5, #2
 8007c84:	9215      	str	r2, [sp, #84]	; 0x54
 8007c86:	78aa      	ldrb	r2, [r5, #2]
 8007c88:	e788      	b.n	8007b9c <_strtod_l+0x19c>
 8007c8a:	f04f 0c01 	mov.w	ip, #1
 8007c8e:	e7f8      	b.n	8007c82 <_strtod_l+0x282>
 8007c90:	0800e17c 	.word	0x0800e17c
 8007c94:	0800e178 	.word	0x0800e178
 8007c98:	7ff00000 	.word	0x7ff00000
 8007c9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c9e:	1c51      	adds	r1, r2, #1
 8007ca0:	9115      	str	r1, [sp, #84]	; 0x54
 8007ca2:	7852      	ldrb	r2, [r2, #1]
 8007ca4:	2a30      	cmp	r2, #48	; 0x30
 8007ca6:	d0f9      	beq.n	8007c9c <_strtod_l+0x29c>
 8007ca8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007cac:	2908      	cmp	r1, #8
 8007cae:	f63f af7a 	bhi.w	8007ba6 <_strtod_l+0x1a6>
 8007cb2:	3a30      	subs	r2, #48	; 0x30
 8007cb4:	9208      	str	r2, [sp, #32]
 8007cb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007cb8:	920c      	str	r2, [sp, #48]	; 0x30
 8007cba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007cbc:	1c57      	adds	r7, r2, #1
 8007cbe:	9715      	str	r7, [sp, #84]	; 0x54
 8007cc0:	7852      	ldrb	r2, [r2, #1]
 8007cc2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007cc6:	f1be 0f09 	cmp.w	lr, #9
 8007cca:	d938      	bls.n	8007d3e <_strtod_l+0x33e>
 8007ccc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007cce:	1a7f      	subs	r7, r7, r1
 8007cd0:	2f08      	cmp	r7, #8
 8007cd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007cd6:	dc03      	bgt.n	8007ce0 <_strtod_l+0x2e0>
 8007cd8:	9908      	ldr	r1, [sp, #32]
 8007cda:	428f      	cmp	r7, r1
 8007cdc:	bfa8      	it	ge
 8007cde:	460f      	movge	r7, r1
 8007ce0:	f1bc 0f00 	cmp.w	ip, #0
 8007ce4:	d000      	beq.n	8007ce8 <_strtod_l+0x2e8>
 8007ce6:	427f      	negs	r7, r7
 8007ce8:	2e00      	cmp	r6, #0
 8007cea:	d14f      	bne.n	8007d8c <_strtod_l+0x38c>
 8007cec:	9904      	ldr	r1, [sp, #16]
 8007cee:	4301      	orrs	r1, r0
 8007cf0:	f47f aec1 	bne.w	8007a76 <_strtod_l+0x76>
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f47f aedb 	bne.w	8007ab0 <_strtod_l+0xb0>
 8007cfa:	2a69      	cmp	r2, #105	; 0x69
 8007cfc:	d029      	beq.n	8007d52 <_strtod_l+0x352>
 8007cfe:	dc26      	bgt.n	8007d4e <_strtod_l+0x34e>
 8007d00:	2a49      	cmp	r2, #73	; 0x49
 8007d02:	d026      	beq.n	8007d52 <_strtod_l+0x352>
 8007d04:	2a4e      	cmp	r2, #78	; 0x4e
 8007d06:	f47f aed3 	bne.w	8007ab0 <_strtod_l+0xb0>
 8007d0a:	499b      	ldr	r1, [pc, #620]	; (8007f78 <_strtod_l+0x578>)
 8007d0c:	a815      	add	r0, sp, #84	; 0x54
 8007d0e:	f001 fee5 	bl	8009adc <__match>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	f43f aecc 	beq.w	8007ab0 <_strtod_l+0xb0>
 8007d18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	2b28      	cmp	r3, #40	; 0x28
 8007d1e:	d12f      	bne.n	8007d80 <_strtod_l+0x380>
 8007d20:	4996      	ldr	r1, [pc, #600]	; (8007f7c <_strtod_l+0x57c>)
 8007d22:	aa18      	add	r2, sp, #96	; 0x60
 8007d24:	a815      	add	r0, sp, #84	; 0x54
 8007d26:	f001 feed 	bl	8009b04 <__hexnan>
 8007d2a:	2805      	cmp	r0, #5
 8007d2c:	d128      	bne.n	8007d80 <_strtod_l+0x380>
 8007d2e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007d34:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007d38:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007d3c:	e69b      	b.n	8007a76 <_strtod_l+0x76>
 8007d3e:	9f08      	ldr	r7, [sp, #32]
 8007d40:	210a      	movs	r1, #10
 8007d42:	fb01 2107 	mla	r1, r1, r7, r2
 8007d46:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007d4a:	9208      	str	r2, [sp, #32]
 8007d4c:	e7b5      	b.n	8007cba <_strtod_l+0x2ba>
 8007d4e:	2a6e      	cmp	r2, #110	; 0x6e
 8007d50:	e7d9      	b.n	8007d06 <_strtod_l+0x306>
 8007d52:	498b      	ldr	r1, [pc, #556]	; (8007f80 <_strtod_l+0x580>)
 8007d54:	a815      	add	r0, sp, #84	; 0x54
 8007d56:	f001 fec1 	bl	8009adc <__match>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	f43f aea8 	beq.w	8007ab0 <_strtod_l+0xb0>
 8007d60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d62:	4988      	ldr	r1, [pc, #544]	; (8007f84 <_strtod_l+0x584>)
 8007d64:	3b01      	subs	r3, #1
 8007d66:	a815      	add	r0, sp, #84	; 0x54
 8007d68:	9315      	str	r3, [sp, #84]	; 0x54
 8007d6a:	f001 feb7 	bl	8009adc <__match>
 8007d6e:	b910      	cbnz	r0, 8007d76 <_strtod_l+0x376>
 8007d70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d72:	3301      	adds	r3, #1
 8007d74:	9315      	str	r3, [sp, #84]	; 0x54
 8007d76:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007f94 <_strtod_l+0x594>
 8007d7a:	f04f 0800 	mov.w	r8, #0
 8007d7e:	e67a      	b.n	8007a76 <_strtod_l+0x76>
 8007d80:	4881      	ldr	r0, [pc, #516]	; (8007f88 <_strtod_l+0x588>)
 8007d82:	f000 fd61 	bl	8008848 <nan>
 8007d86:	ec59 8b10 	vmov	r8, r9, d0
 8007d8a:	e674      	b.n	8007a76 <_strtod_l+0x76>
 8007d8c:	9b05      	ldr	r3, [sp, #20]
 8007d8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d90:	1afb      	subs	r3, r7, r3
 8007d92:	f1bb 0f00 	cmp.w	fp, #0
 8007d96:	bf08      	it	eq
 8007d98:	46b3      	moveq	fp, r6
 8007d9a:	2e10      	cmp	r6, #16
 8007d9c:	9308      	str	r3, [sp, #32]
 8007d9e:	4635      	mov	r5, r6
 8007da0:	bfa8      	it	ge
 8007da2:	2510      	movge	r5, #16
 8007da4:	f7f8 fbb8 	bl	8000518 <__aeabi_ui2d>
 8007da8:	2e09      	cmp	r6, #9
 8007daa:	4680      	mov	r8, r0
 8007dac:	4689      	mov	r9, r1
 8007dae:	dd13      	ble.n	8007dd8 <_strtod_l+0x3d8>
 8007db0:	4b76      	ldr	r3, [pc, #472]	; (8007f8c <_strtod_l+0x58c>)
 8007db2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007db6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007dba:	f7f8 fc27 	bl	800060c <__aeabi_dmul>
 8007dbe:	4680      	mov	r8, r0
 8007dc0:	4650      	mov	r0, sl
 8007dc2:	4689      	mov	r9, r1
 8007dc4:	f7f8 fba8 	bl	8000518 <__aeabi_ui2d>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4640      	mov	r0, r8
 8007dce:	4649      	mov	r1, r9
 8007dd0:	f7f8 fa66 	bl	80002a0 <__adddf3>
 8007dd4:	4680      	mov	r8, r0
 8007dd6:	4689      	mov	r9, r1
 8007dd8:	2e0f      	cmp	r6, #15
 8007dda:	dc38      	bgt.n	8007e4e <_strtod_l+0x44e>
 8007ddc:	9b08      	ldr	r3, [sp, #32]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f43f ae49 	beq.w	8007a76 <_strtod_l+0x76>
 8007de4:	dd24      	ble.n	8007e30 <_strtod_l+0x430>
 8007de6:	2b16      	cmp	r3, #22
 8007de8:	dc0b      	bgt.n	8007e02 <_strtod_l+0x402>
 8007dea:	4968      	ldr	r1, [pc, #416]	; (8007f8c <_strtod_l+0x58c>)
 8007dec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007df0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007df4:	4642      	mov	r2, r8
 8007df6:	464b      	mov	r3, r9
 8007df8:	f7f8 fc08 	bl	800060c <__aeabi_dmul>
 8007dfc:	4680      	mov	r8, r0
 8007dfe:	4689      	mov	r9, r1
 8007e00:	e639      	b.n	8007a76 <_strtod_l+0x76>
 8007e02:	9a08      	ldr	r2, [sp, #32]
 8007e04:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	db20      	blt.n	8007e4e <_strtod_l+0x44e>
 8007e0c:	4c5f      	ldr	r4, [pc, #380]	; (8007f8c <_strtod_l+0x58c>)
 8007e0e:	f1c6 060f 	rsb	r6, r6, #15
 8007e12:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007e16:	4642      	mov	r2, r8
 8007e18:	464b      	mov	r3, r9
 8007e1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e1e:	f7f8 fbf5 	bl	800060c <__aeabi_dmul>
 8007e22:	9b08      	ldr	r3, [sp, #32]
 8007e24:	1b9e      	subs	r6, r3, r6
 8007e26:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007e2a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007e2e:	e7e3      	b.n	8007df8 <_strtod_l+0x3f8>
 8007e30:	9b08      	ldr	r3, [sp, #32]
 8007e32:	3316      	adds	r3, #22
 8007e34:	db0b      	blt.n	8007e4e <_strtod_l+0x44e>
 8007e36:	9b05      	ldr	r3, [sp, #20]
 8007e38:	1bdf      	subs	r7, r3, r7
 8007e3a:	4b54      	ldr	r3, [pc, #336]	; (8007f8c <_strtod_l+0x58c>)
 8007e3c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e44:	4640      	mov	r0, r8
 8007e46:	4649      	mov	r1, r9
 8007e48:	f7f8 fd0a 	bl	8000860 <__aeabi_ddiv>
 8007e4c:	e7d6      	b.n	8007dfc <_strtod_l+0x3fc>
 8007e4e:	9b08      	ldr	r3, [sp, #32]
 8007e50:	1b75      	subs	r5, r6, r5
 8007e52:	441d      	add	r5, r3
 8007e54:	2d00      	cmp	r5, #0
 8007e56:	dd70      	ble.n	8007f3a <_strtod_l+0x53a>
 8007e58:	f015 030f 	ands.w	r3, r5, #15
 8007e5c:	d00a      	beq.n	8007e74 <_strtod_l+0x474>
 8007e5e:	494b      	ldr	r1, [pc, #300]	; (8007f8c <_strtod_l+0x58c>)
 8007e60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007e64:	4642      	mov	r2, r8
 8007e66:	464b      	mov	r3, r9
 8007e68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e6c:	f7f8 fbce 	bl	800060c <__aeabi_dmul>
 8007e70:	4680      	mov	r8, r0
 8007e72:	4689      	mov	r9, r1
 8007e74:	f035 050f 	bics.w	r5, r5, #15
 8007e78:	d04d      	beq.n	8007f16 <_strtod_l+0x516>
 8007e7a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007e7e:	dd22      	ble.n	8007ec6 <_strtod_l+0x4c6>
 8007e80:	2500      	movs	r5, #0
 8007e82:	46ab      	mov	fp, r5
 8007e84:	9509      	str	r5, [sp, #36]	; 0x24
 8007e86:	9505      	str	r5, [sp, #20]
 8007e88:	2322      	movs	r3, #34	; 0x22
 8007e8a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007f94 <_strtod_l+0x594>
 8007e8e:	6023      	str	r3, [r4, #0]
 8007e90:	f04f 0800 	mov.w	r8, #0
 8007e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f43f aded 	beq.w	8007a76 <_strtod_l+0x76>
 8007e9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f002 f9d8 	bl	800a254 <_Bfree>
 8007ea4:	9905      	ldr	r1, [sp, #20]
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f002 f9d4 	bl	800a254 <_Bfree>
 8007eac:	4659      	mov	r1, fp
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f002 f9d0 	bl	800a254 <_Bfree>
 8007eb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f002 f9cc 	bl	800a254 <_Bfree>
 8007ebc:	4629      	mov	r1, r5
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f002 f9c8 	bl	800a254 <_Bfree>
 8007ec4:	e5d7      	b.n	8007a76 <_strtod_l+0x76>
 8007ec6:	4b32      	ldr	r3, [pc, #200]	; (8007f90 <_strtod_l+0x590>)
 8007ec8:	9304      	str	r3, [sp, #16]
 8007eca:	2300      	movs	r3, #0
 8007ecc:	112d      	asrs	r5, r5, #4
 8007ece:	4640      	mov	r0, r8
 8007ed0:	4649      	mov	r1, r9
 8007ed2:	469a      	mov	sl, r3
 8007ed4:	2d01      	cmp	r5, #1
 8007ed6:	dc21      	bgt.n	8007f1c <_strtod_l+0x51c>
 8007ed8:	b10b      	cbz	r3, 8007ede <_strtod_l+0x4de>
 8007eda:	4680      	mov	r8, r0
 8007edc:	4689      	mov	r9, r1
 8007ede:	492c      	ldr	r1, [pc, #176]	; (8007f90 <_strtod_l+0x590>)
 8007ee0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007ee4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007ee8:	4642      	mov	r2, r8
 8007eea:	464b      	mov	r3, r9
 8007eec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ef0:	f7f8 fb8c 	bl	800060c <__aeabi_dmul>
 8007ef4:	4b27      	ldr	r3, [pc, #156]	; (8007f94 <_strtod_l+0x594>)
 8007ef6:	460a      	mov	r2, r1
 8007ef8:	400b      	ands	r3, r1
 8007efa:	4927      	ldr	r1, [pc, #156]	; (8007f98 <_strtod_l+0x598>)
 8007efc:	428b      	cmp	r3, r1
 8007efe:	4680      	mov	r8, r0
 8007f00:	d8be      	bhi.n	8007e80 <_strtod_l+0x480>
 8007f02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007f06:	428b      	cmp	r3, r1
 8007f08:	bf86      	itte	hi
 8007f0a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007f9c <_strtod_l+0x59c>
 8007f0e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8007f12:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007f16:	2300      	movs	r3, #0
 8007f18:	9304      	str	r3, [sp, #16]
 8007f1a:	e07b      	b.n	8008014 <_strtod_l+0x614>
 8007f1c:	07ea      	lsls	r2, r5, #31
 8007f1e:	d505      	bpl.n	8007f2c <_strtod_l+0x52c>
 8007f20:	9b04      	ldr	r3, [sp, #16]
 8007f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f26:	f7f8 fb71 	bl	800060c <__aeabi_dmul>
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	9a04      	ldr	r2, [sp, #16]
 8007f2e:	3208      	adds	r2, #8
 8007f30:	f10a 0a01 	add.w	sl, sl, #1
 8007f34:	106d      	asrs	r5, r5, #1
 8007f36:	9204      	str	r2, [sp, #16]
 8007f38:	e7cc      	b.n	8007ed4 <_strtod_l+0x4d4>
 8007f3a:	d0ec      	beq.n	8007f16 <_strtod_l+0x516>
 8007f3c:	426d      	negs	r5, r5
 8007f3e:	f015 020f 	ands.w	r2, r5, #15
 8007f42:	d00a      	beq.n	8007f5a <_strtod_l+0x55a>
 8007f44:	4b11      	ldr	r3, [pc, #68]	; (8007f8c <_strtod_l+0x58c>)
 8007f46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	4649      	mov	r1, r9
 8007f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f52:	f7f8 fc85 	bl	8000860 <__aeabi_ddiv>
 8007f56:	4680      	mov	r8, r0
 8007f58:	4689      	mov	r9, r1
 8007f5a:	112d      	asrs	r5, r5, #4
 8007f5c:	d0db      	beq.n	8007f16 <_strtod_l+0x516>
 8007f5e:	2d1f      	cmp	r5, #31
 8007f60:	dd1e      	ble.n	8007fa0 <_strtod_l+0x5a0>
 8007f62:	2500      	movs	r5, #0
 8007f64:	46ab      	mov	fp, r5
 8007f66:	9509      	str	r5, [sp, #36]	; 0x24
 8007f68:	9505      	str	r5, [sp, #20]
 8007f6a:	2322      	movs	r3, #34	; 0x22
 8007f6c:	f04f 0800 	mov.w	r8, #0
 8007f70:	f04f 0900 	mov.w	r9, #0
 8007f74:	6023      	str	r3, [r4, #0]
 8007f76:	e78d      	b.n	8007e94 <_strtod_l+0x494>
 8007f78:	0800e151 	.word	0x0800e151
 8007f7c:	0800e190 	.word	0x0800e190
 8007f80:	0800e149 	.word	0x0800e149
 8007f84:	0800e3ae 	.word	0x0800e3ae
 8007f88:	0800e3aa 	.word	0x0800e3aa
 8007f8c:	0800e518 	.word	0x0800e518
 8007f90:	0800e4f0 	.word	0x0800e4f0
 8007f94:	7ff00000 	.word	0x7ff00000
 8007f98:	7ca00000 	.word	0x7ca00000
 8007f9c:	7fefffff 	.word	0x7fefffff
 8007fa0:	f015 0310 	ands.w	r3, r5, #16
 8007fa4:	bf18      	it	ne
 8007fa6:	236a      	movne	r3, #106	; 0x6a
 8007fa8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800834c <_strtod_l+0x94c>
 8007fac:	9304      	str	r3, [sp, #16]
 8007fae:	4640      	mov	r0, r8
 8007fb0:	4649      	mov	r1, r9
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	07ea      	lsls	r2, r5, #31
 8007fb6:	d504      	bpl.n	8007fc2 <_strtod_l+0x5c2>
 8007fb8:	e9da 2300 	ldrd	r2, r3, [sl]
 8007fbc:	f7f8 fb26 	bl	800060c <__aeabi_dmul>
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	106d      	asrs	r5, r5, #1
 8007fc4:	f10a 0a08 	add.w	sl, sl, #8
 8007fc8:	d1f4      	bne.n	8007fb4 <_strtod_l+0x5b4>
 8007fca:	b10b      	cbz	r3, 8007fd0 <_strtod_l+0x5d0>
 8007fcc:	4680      	mov	r8, r0
 8007fce:	4689      	mov	r9, r1
 8007fd0:	9b04      	ldr	r3, [sp, #16]
 8007fd2:	b1bb      	cbz	r3, 8008004 <_strtod_l+0x604>
 8007fd4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007fd8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	4649      	mov	r1, r9
 8007fe0:	dd10      	ble.n	8008004 <_strtod_l+0x604>
 8007fe2:	2b1f      	cmp	r3, #31
 8007fe4:	f340 811e 	ble.w	8008224 <_strtod_l+0x824>
 8007fe8:	2b34      	cmp	r3, #52	; 0x34
 8007fea:	bfde      	ittt	le
 8007fec:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007ff0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007ff4:	4093      	lslle	r3, r2
 8007ff6:	f04f 0800 	mov.w	r8, #0
 8007ffa:	bfcc      	ite	gt
 8007ffc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008000:	ea03 0901 	andle.w	r9, r3, r1
 8008004:	2200      	movs	r2, #0
 8008006:	2300      	movs	r3, #0
 8008008:	4640      	mov	r0, r8
 800800a:	4649      	mov	r1, r9
 800800c:	f7f8 fd66 	bl	8000adc <__aeabi_dcmpeq>
 8008010:	2800      	cmp	r0, #0
 8008012:	d1a6      	bne.n	8007f62 <_strtod_l+0x562>
 8008014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800801a:	4633      	mov	r3, r6
 800801c:	465a      	mov	r2, fp
 800801e:	4620      	mov	r0, r4
 8008020:	f002 f980 	bl	800a324 <__s2b>
 8008024:	9009      	str	r0, [sp, #36]	; 0x24
 8008026:	2800      	cmp	r0, #0
 8008028:	f43f af2a 	beq.w	8007e80 <_strtod_l+0x480>
 800802c:	9a08      	ldr	r2, [sp, #32]
 800802e:	9b05      	ldr	r3, [sp, #20]
 8008030:	2a00      	cmp	r2, #0
 8008032:	eba3 0307 	sub.w	r3, r3, r7
 8008036:	bfa8      	it	ge
 8008038:	2300      	movge	r3, #0
 800803a:	930c      	str	r3, [sp, #48]	; 0x30
 800803c:	2500      	movs	r5, #0
 800803e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008042:	9312      	str	r3, [sp, #72]	; 0x48
 8008044:	46ab      	mov	fp, r5
 8008046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008048:	4620      	mov	r0, r4
 800804a:	6859      	ldr	r1, [r3, #4]
 800804c:	f002 f8c2 	bl	800a1d4 <_Balloc>
 8008050:	9005      	str	r0, [sp, #20]
 8008052:	2800      	cmp	r0, #0
 8008054:	f43f af18 	beq.w	8007e88 <_strtod_l+0x488>
 8008058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800805a:	691a      	ldr	r2, [r3, #16]
 800805c:	3202      	adds	r2, #2
 800805e:	f103 010c 	add.w	r1, r3, #12
 8008062:	0092      	lsls	r2, r2, #2
 8008064:	300c      	adds	r0, #12
 8008066:	f000 fbe1 	bl	800882c <memcpy>
 800806a:	ec49 8b10 	vmov	d0, r8, r9
 800806e:	aa18      	add	r2, sp, #96	; 0x60
 8008070:	a917      	add	r1, sp, #92	; 0x5c
 8008072:	4620      	mov	r0, r4
 8008074:	f002 fc8a 	bl	800a98c <__d2b>
 8008078:	ec49 8b18 	vmov	d8, r8, r9
 800807c:	9016      	str	r0, [sp, #88]	; 0x58
 800807e:	2800      	cmp	r0, #0
 8008080:	f43f af02 	beq.w	8007e88 <_strtod_l+0x488>
 8008084:	2101      	movs	r1, #1
 8008086:	4620      	mov	r0, r4
 8008088:	f002 f9e4 	bl	800a454 <__i2b>
 800808c:	4683      	mov	fp, r0
 800808e:	2800      	cmp	r0, #0
 8008090:	f43f aefa 	beq.w	8007e88 <_strtod_l+0x488>
 8008094:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008096:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008098:	2e00      	cmp	r6, #0
 800809a:	bfab      	itete	ge
 800809c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800809e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80080a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80080a2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80080a6:	bfac      	ite	ge
 80080a8:	eb06 0a03 	addge.w	sl, r6, r3
 80080ac:	1b9f      	sublt	r7, r3, r6
 80080ae:	9b04      	ldr	r3, [sp, #16]
 80080b0:	1af6      	subs	r6, r6, r3
 80080b2:	4416      	add	r6, r2
 80080b4:	4ba0      	ldr	r3, [pc, #640]	; (8008338 <_strtod_l+0x938>)
 80080b6:	3e01      	subs	r6, #1
 80080b8:	429e      	cmp	r6, r3
 80080ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80080be:	f280 80c4 	bge.w	800824a <_strtod_l+0x84a>
 80080c2:	1b9b      	subs	r3, r3, r6
 80080c4:	2b1f      	cmp	r3, #31
 80080c6:	eba2 0203 	sub.w	r2, r2, r3
 80080ca:	f04f 0101 	mov.w	r1, #1
 80080ce:	f300 80b0 	bgt.w	8008232 <_strtod_l+0x832>
 80080d2:	fa01 f303 	lsl.w	r3, r1, r3
 80080d6:	930e      	str	r3, [sp, #56]	; 0x38
 80080d8:	2300      	movs	r3, #0
 80080da:	930d      	str	r3, [sp, #52]	; 0x34
 80080dc:	eb0a 0602 	add.w	r6, sl, r2
 80080e0:	9b04      	ldr	r3, [sp, #16]
 80080e2:	45b2      	cmp	sl, r6
 80080e4:	4417      	add	r7, r2
 80080e6:	441f      	add	r7, r3
 80080e8:	4653      	mov	r3, sl
 80080ea:	bfa8      	it	ge
 80080ec:	4633      	movge	r3, r6
 80080ee:	42bb      	cmp	r3, r7
 80080f0:	bfa8      	it	ge
 80080f2:	463b      	movge	r3, r7
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	bfc2      	ittt	gt
 80080f8:	1af6      	subgt	r6, r6, r3
 80080fa:	1aff      	subgt	r7, r7, r3
 80080fc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008100:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008102:	2b00      	cmp	r3, #0
 8008104:	dd17      	ble.n	8008136 <_strtod_l+0x736>
 8008106:	4659      	mov	r1, fp
 8008108:	461a      	mov	r2, r3
 800810a:	4620      	mov	r0, r4
 800810c:	f002 fa62 	bl	800a5d4 <__pow5mult>
 8008110:	4683      	mov	fp, r0
 8008112:	2800      	cmp	r0, #0
 8008114:	f43f aeb8 	beq.w	8007e88 <_strtod_l+0x488>
 8008118:	4601      	mov	r1, r0
 800811a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800811c:	4620      	mov	r0, r4
 800811e:	f002 f9af 	bl	800a480 <__multiply>
 8008122:	900b      	str	r0, [sp, #44]	; 0x2c
 8008124:	2800      	cmp	r0, #0
 8008126:	f43f aeaf 	beq.w	8007e88 <_strtod_l+0x488>
 800812a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800812c:	4620      	mov	r0, r4
 800812e:	f002 f891 	bl	800a254 <_Bfree>
 8008132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008134:	9316      	str	r3, [sp, #88]	; 0x58
 8008136:	2e00      	cmp	r6, #0
 8008138:	f300 808c 	bgt.w	8008254 <_strtod_l+0x854>
 800813c:	9b08      	ldr	r3, [sp, #32]
 800813e:	2b00      	cmp	r3, #0
 8008140:	dd08      	ble.n	8008154 <_strtod_l+0x754>
 8008142:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008144:	9905      	ldr	r1, [sp, #20]
 8008146:	4620      	mov	r0, r4
 8008148:	f002 fa44 	bl	800a5d4 <__pow5mult>
 800814c:	9005      	str	r0, [sp, #20]
 800814e:	2800      	cmp	r0, #0
 8008150:	f43f ae9a 	beq.w	8007e88 <_strtod_l+0x488>
 8008154:	2f00      	cmp	r7, #0
 8008156:	dd08      	ble.n	800816a <_strtod_l+0x76a>
 8008158:	9905      	ldr	r1, [sp, #20]
 800815a:	463a      	mov	r2, r7
 800815c:	4620      	mov	r0, r4
 800815e:	f002 fa93 	bl	800a688 <__lshift>
 8008162:	9005      	str	r0, [sp, #20]
 8008164:	2800      	cmp	r0, #0
 8008166:	f43f ae8f 	beq.w	8007e88 <_strtod_l+0x488>
 800816a:	f1ba 0f00 	cmp.w	sl, #0
 800816e:	dd08      	ble.n	8008182 <_strtod_l+0x782>
 8008170:	4659      	mov	r1, fp
 8008172:	4652      	mov	r2, sl
 8008174:	4620      	mov	r0, r4
 8008176:	f002 fa87 	bl	800a688 <__lshift>
 800817a:	4683      	mov	fp, r0
 800817c:	2800      	cmp	r0, #0
 800817e:	f43f ae83 	beq.w	8007e88 <_strtod_l+0x488>
 8008182:	9a05      	ldr	r2, [sp, #20]
 8008184:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008186:	4620      	mov	r0, r4
 8008188:	f002 fb06 	bl	800a798 <__mdiff>
 800818c:	4605      	mov	r5, r0
 800818e:	2800      	cmp	r0, #0
 8008190:	f43f ae7a 	beq.w	8007e88 <_strtod_l+0x488>
 8008194:	68c3      	ldr	r3, [r0, #12]
 8008196:	930b      	str	r3, [sp, #44]	; 0x2c
 8008198:	2300      	movs	r3, #0
 800819a:	60c3      	str	r3, [r0, #12]
 800819c:	4659      	mov	r1, fp
 800819e:	f002 fadf 	bl	800a760 <__mcmp>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	da60      	bge.n	8008268 <_strtod_l+0x868>
 80081a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081a8:	ea53 0308 	orrs.w	r3, r3, r8
 80081ac:	f040 8084 	bne.w	80082b8 <_strtod_l+0x8b8>
 80081b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d17f      	bne.n	80082b8 <_strtod_l+0x8b8>
 80081b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80081bc:	0d1b      	lsrs	r3, r3, #20
 80081be:	051b      	lsls	r3, r3, #20
 80081c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80081c4:	d978      	bls.n	80082b8 <_strtod_l+0x8b8>
 80081c6:	696b      	ldr	r3, [r5, #20]
 80081c8:	b913      	cbnz	r3, 80081d0 <_strtod_l+0x7d0>
 80081ca:	692b      	ldr	r3, [r5, #16]
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	dd73      	ble.n	80082b8 <_strtod_l+0x8b8>
 80081d0:	4629      	mov	r1, r5
 80081d2:	2201      	movs	r2, #1
 80081d4:	4620      	mov	r0, r4
 80081d6:	f002 fa57 	bl	800a688 <__lshift>
 80081da:	4659      	mov	r1, fp
 80081dc:	4605      	mov	r5, r0
 80081de:	f002 fabf 	bl	800a760 <__mcmp>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	dd68      	ble.n	80082b8 <_strtod_l+0x8b8>
 80081e6:	9904      	ldr	r1, [sp, #16]
 80081e8:	4a54      	ldr	r2, [pc, #336]	; (800833c <_strtod_l+0x93c>)
 80081ea:	464b      	mov	r3, r9
 80081ec:	2900      	cmp	r1, #0
 80081ee:	f000 8084 	beq.w	80082fa <_strtod_l+0x8fa>
 80081f2:	ea02 0109 	and.w	r1, r2, r9
 80081f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80081fa:	dc7e      	bgt.n	80082fa <_strtod_l+0x8fa>
 80081fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008200:	f77f aeb3 	ble.w	8007f6a <_strtod_l+0x56a>
 8008204:	4b4e      	ldr	r3, [pc, #312]	; (8008340 <_strtod_l+0x940>)
 8008206:	4640      	mov	r0, r8
 8008208:	4649      	mov	r1, r9
 800820a:	2200      	movs	r2, #0
 800820c:	f7f8 f9fe 	bl	800060c <__aeabi_dmul>
 8008210:	4b4a      	ldr	r3, [pc, #296]	; (800833c <_strtod_l+0x93c>)
 8008212:	400b      	ands	r3, r1
 8008214:	4680      	mov	r8, r0
 8008216:	4689      	mov	r9, r1
 8008218:	2b00      	cmp	r3, #0
 800821a:	f47f ae3f 	bne.w	8007e9c <_strtod_l+0x49c>
 800821e:	2322      	movs	r3, #34	; 0x22
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	e63b      	b.n	8007e9c <_strtod_l+0x49c>
 8008224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008228:	fa02 f303 	lsl.w	r3, r2, r3
 800822c:	ea03 0808 	and.w	r8, r3, r8
 8008230:	e6e8      	b.n	8008004 <_strtod_l+0x604>
 8008232:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008236:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800823a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800823e:	36e2      	adds	r6, #226	; 0xe2
 8008240:	fa01 f306 	lsl.w	r3, r1, r6
 8008244:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008248:	e748      	b.n	80080dc <_strtod_l+0x6dc>
 800824a:	2100      	movs	r1, #0
 800824c:	2301      	movs	r3, #1
 800824e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008252:	e743      	b.n	80080dc <_strtod_l+0x6dc>
 8008254:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008256:	4632      	mov	r2, r6
 8008258:	4620      	mov	r0, r4
 800825a:	f002 fa15 	bl	800a688 <__lshift>
 800825e:	9016      	str	r0, [sp, #88]	; 0x58
 8008260:	2800      	cmp	r0, #0
 8008262:	f47f af6b 	bne.w	800813c <_strtod_l+0x73c>
 8008266:	e60f      	b.n	8007e88 <_strtod_l+0x488>
 8008268:	46ca      	mov	sl, r9
 800826a:	d171      	bne.n	8008350 <_strtod_l+0x950>
 800826c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800826e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008272:	b352      	cbz	r2, 80082ca <_strtod_l+0x8ca>
 8008274:	4a33      	ldr	r2, [pc, #204]	; (8008344 <_strtod_l+0x944>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d12a      	bne.n	80082d0 <_strtod_l+0x8d0>
 800827a:	9b04      	ldr	r3, [sp, #16]
 800827c:	4641      	mov	r1, r8
 800827e:	b1fb      	cbz	r3, 80082c0 <_strtod_l+0x8c0>
 8008280:	4b2e      	ldr	r3, [pc, #184]	; (800833c <_strtod_l+0x93c>)
 8008282:	ea09 0303 	and.w	r3, r9, r3
 8008286:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800828a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800828e:	d81a      	bhi.n	80082c6 <_strtod_l+0x8c6>
 8008290:	0d1b      	lsrs	r3, r3, #20
 8008292:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008296:	fa02 f303 	lsl.w	r3, r2, r3
 800829a:	4299      	cmp	r1, r3
 800829c:	d118      	bne.n	80082d0 <_strtod_l+0x8d0>
 800829e:	4b2a      	ldr	r3, [pc, #168]	; (8008348 <_strtod_l+0x948>)
 80082a0:	459a      	cmp	sl, r3
 80082a2:	d102      	bne.n	80082aa <_strtod_l+0x8aa>
 80082a4:	3101      	adds	r1, #1
 80082a6:	f43f adef 	beq.w	8007e88 <_strtod_l+0x488>
 80082aa:	4b24      	ldr	r3, [pc, #144]	; (800833c <_strtod_l+0x93c>)
 80082ac:	ea0a 0303 	and.w	r3, sl, r3
 80082b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80082b4:	f04f 0800 	mov.w	r8, #0
 80082b8:	9b04      	ldr	r3, [sp, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1a2      	bne.n	8008204 <_strtod_l+0x804>
 80082be:	e5ed      	b.n	8007e9c <_strtod_l+0x49c>
 80082c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80082c4:	e7e9      	b.n	800829a <_strtod_l+0x89a>
 80082c6:	4613      	mov	r3, r2
 80082c8:	e7e7      	b.n	800829a <_strtod_l+0x89a>
 80082ca:	ea53 0308 	orrs.w	r3, r3, r8
 80082ce:	d08a      	beq.n	80081e6 <_strtod_l+0x7e6>
 80082d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082d2:	b1e3      	cbz	r3, 800830e <_strtod_l+0x90e>
 80082d4:	ea13 0f0a 	tst.w	r3, sl
 80082d8:	d0ee      	beq.n	80082b8 <_strtod_l+0x8b8>
 80082da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082dc:	9a04      	ldr	r2, [sp, #16]
 80082de:	4640      	mov	r0, r8
 80082e0:	4649      	mov	r1, r9
 80082e2:	b1c3      	cbz	r3, 8008316 <_strtod_l+0x916>
 80082e4:	f7ff fb6e 	bl	80079c4 <sulp>
 80082e8:	4602      	mov	r2, r0
 80082ea:	460b      	mov	r3, r1
 80082ec:	ec51 0b18 	vmov	r0, r1, d8
 80082f0:	f7f7 ffd6 	bl	80002a0 <__adddf3>
 80082f4:	4680      	mov	r8, r0
 80082f6:	4689      	mov	r9, r1
 80082f8:	e7de      	b.n	80082b8 <_strtod_l+0x8b8>
 80082fa:	4013      	ands	r3, r2
 80082fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008300:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008304:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008308:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800830c:	e7d4      	b.n	80082b8 <_strtod_l+0x8b8>
 800830e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008310:	ea13 0f08 	tst.w	r3, r8
 8008314:	e7e0      	b.n	80082d8 <_strtod_l+0x8d8>
 8008316:	f7ff fb55 	bl	80079c4 <sulp>
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	ec51 0b18 	vmov	r0, r1, d8
 8008322:	f7f7 ffbb 	bl	800029c <__aeabi_dsub>
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	4680      	mov	r8, r0
 800832c:	4689      	mov	r9, r1
 800832e:	f7f8 fbd5 	bl	8000adc <__aeabi_dcmpeq>
 8008332:	2800      	cmp	r0, #0
 8008334:	d0c0      	beq.n	80082b8 <_strtod_l+0x8b8>
 8008336:	e618      	b.n	8007f6a <_strtod_l+0x56a>
 8008338:	fffffc02 	.word	0xfffffc02
 800833c:	7ff00000 	.word	0x7ff00000
 8008340:	39500000 	.word	0x39500000
 8008344:	000fffff 	.word	0x000fffff
 8008348:	7fefffff 	.word	0x7fefffff
 800834c:	0800e1a8 	.word	0x0800e1a8
 8008350:	4659      	mov	r1, fp
 8008352:	4628      	mov	r0, r5
 8008354:	f002 fb74 	bl	800aa40 <__ratio>
 8008358:	ec57 6b10 	vmov	r6, r7, d0
 800835c:	ee10 0a10 	vmov	r0, s0
 8008360:	2200      	movs	r2, #0
 8008362:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008366:	4639      	mov	r1, r7
 8008368:	f7f8 fbcc 	bl	8000b04 <__aeabi_dcmple>
 800836c:	2800      	cmp	r0, #0
 800836e:	d071      	beq.n	8008454 <_strtod_l+0xa54>
 8008370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d17c      	bne.n	8008470 <_strtod_l+0xa70>
 8008376:	f1b8 0f00 	cmp.w	r8, #0
 800837a:	d15a      	bne.n	8008432 <_strtod_l+0xa32>
 800837c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008380:	2b00      	cmp	r3, #0
 8008382:	d15d      	bne.n	8008440 <_strtod_l+0xa40>
 8008384:	4b90      	ldr	r3, [pc, #576]	; (80085c8 <_strtod_l+0xbc8>)
 8008386:	2200      	movs	r2, #0
 8008388:	4630      	mov	r0, r6
 800838a:	4639      	mov	r1, r7
 800838c:	f7f8 fbb0 	bl	8000af0 <__aeabi_dcmplt>
 8008390:	2800      	cmp	r0, #0
 8008392:	d15c      	bne.n	800844e <_strtod_l+0xa4e>
 8008394:	4630      	mov	r0, r6
 8008396:	4639      	mov	r1, r7
 8008398:	4b8c      	ldr	r3, [pc, #560]	; (80085cc <_strtod_l+0xbcc>)
 800839a:	2200      	movs	r2, #0
 800839c:	f7f8 f936 	bl	800060c <__aeabi_dmul>
 80083a0:	4606      	mov	r6, r0
 80083a2:	460f      	mov	r7, r1
 80083a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80083a8:	9606      	str	r6, [sp, #24]
 80083aa:	9307      	str	r3, [sp, #28]
 80083ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80083b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80083b4:	4b86      	ldr	r3, [pc, #536]	; (80085d0 <_strtod_l+0xbd0>)
 80083b6:	ea0a 0303 	and.w	r3, sl, r3
 80083ba:	930d      	str	r3, [sp, #52]	; 0x34
 80083bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083be:	4b85      	ldr	r3, [pc, #532]	; (80085d4 <_strtod_l+0xbd4>)
 80083c0:	429a      	cmp	r2, r3
 80083c2:	f040 8090 	bne.w	80084e6 <_strtod_l+0xae6>
 80083c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80083ca:	ec49 8b10 	vmov	d0, r8, r9
 80083ce:	f002 fa6d 	bl	800a8ac <__ulp>
 80083d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80083d6:	ec51 0b10 	vmov	r0, r1, d0
 80083da:	f7f8 f917 	bl	800060c <__aeabi_dmul>
 80083de:	4642      	mov	r2, r8
 80083e0:	464b      	mov	r3, r9
 80083e2:	f7f7 ff5d 	bl	80002a0 <__adddf3>
 80083e6:	460b      	mov	r3, r1
 80083e8:	4979      	ldr	r1, [pc, #484]	; (80085d0 <_strtod_l+0xbd0>)
 80083ea:	4a7b      	ldr	r2, [pc, #492]	; (80085d8 <_strtod_l+0xbd8>)
 80083ec:	4019      	ands	r1, r3
 80083ee:	4291      	cmp	r1, r2
 80083f0:	4680      	mov	r8, r0
 80083f2:	d944      	bls.n	800847e <_strtod_l+0xa7e>
 80083f4:	ee18 2a90 	vmov	r2, s17
 80083f8:	4b78      	ldr	r3, [pc, #480]	; (80085dc <_strtod_l+0xbdc>)
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d104      	bne.n	8008408 <_strtod_l+0xa08>
 80083fe:	ee18 3a10 	vmov	r3, s16
 8008402:	3301      	adds	r3, #1
 8008404:	f43f ad40 	beq.w	8007e88 <_strtod_l+0x488>
 8008408:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80085dc <_strtod_l+0xbdc>
 800840c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008410:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008412:	4620      	mov	r0, r4
 8008414:	f001 ff1e 	bl	800a254 <_Bfree>
 8008418:	9905      	ldr	r1, [sp, #20]
 800841a:	4620      	mov	r0, r4
 800841c:	f001 ff1a 	bl	800a254 <_Bfree>
 8008420:	4659      	mov	r1, fp
 8008422:	4620      	mov	r0, r4
 8008424:	f001 ff16 	bl	800a254 <_Bfree>
 8008428:	4629      	mov	r1, r5
 800842a:	4620      	mov	r0, r4
 800842c:	f001 ff12 	bl	800a254 <_Bfree>
 8008430:	e609      	b.n	8008046 <_strtod_l+0x646>
 8008432:	f1b8 0f01 	cmp.w	r8, #1
 8008436:	d103      	bne.n	8008440 <_strtod_l+0xa40>
 8008438:	f1b9 0f00 	cmp.w	r9, #0
 800843c:	f43f ad95 	beq.w	8007f6a <_strtod_l+0x56a>
 8008440:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008598 <_strtod_l+0xb98>
 8008444:	4f60      	ldr	r7, [pc, #384]	; (80085c8 <_strtod_l+0xbc8>)
 8008446:	ed8d 7b06 	vstr	d7, [sp, #24]
 800844a:	2600      	movs	r6, #0
 800844c:	e7ae      	b.n	80083ac <_strtod_l+0x9ac>
 800844e:	4f5f      	ldr	r7, [pc, #380]	; (80085cc <_strtod_l+0xbcc>)
 8008450:	2600      	movs	r6, #0
 8008452:	e7a7      	b.n	80083a4 <_strtod_l+0x9a4>
 8008454:	4b5d      	ldr	r3, [pc, #372]	; (80085cc <_strtod_l+0xbcc>)
 8008456:	4630      	mov	r0, r6
 8008458:	4639      	mov	r1, r7
 800845a:	2200      	movs	r2, #0
 800845c:	f7f8 f8d6 	bl	800060c <__aeabi_dmul>
 8008460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008462:	4606      	mov	r6, r0
 8008464:	460f      	mov	r7, r1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d09c      	beq.n	80083a4 <_strtod_l+0x9a4>
 800846a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800846e:	e79d      	b.n	80083ac <_strtod_l+0x9ac>
 8008470:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80085a0 <_strtod_l+0xba0>
 8008474:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008478:	ec57 6b17 	vmov	r6, r7, d7
 800847c:	e796      	b.n	80083ac <_strtod_l+0x9ac>
 800847e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008482:	9b04      	ldr	r3, [sp, #16]
 8008484:	46ca      	mov	sl, r9
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1c2      	bne.n	8008410 <_strtod_l+0xa10>
 800848a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800848e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008490:	0d1b      	lsrs	r3, r3, #20
 8008492:	051b      	lsls	r3, r3, #20
 8008494:	429a      	cmp	r2, r3
 8008496:	d1bb      	bne.n	8008410 <_strtod_l+0xa10>
 8008498:	4630      	mov	r0, r6
 800849a:	4639      	mov	r1, r7
 800849c:	f7f8 fc16 	bl	8000ccc <__aeabi_d2lz>
 80084a0:	f7f8 f886 	bl	80005b0 <__aeabi_l2d>
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	4630      	mov	r0, r6
 80084aa:	4639      	mov	r1, r7
 80084ac:	f7f7 fef6 	bl	800029c <__aeabi_dsub>
 80084b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084b6:	ea43 0308 	orr.w	r3, r3, r8
 80084ba:	4313      	orrs	r3, r2
 80084bc:	4606      	mov	r6, r0
 80084be:	460f      	mov	r7, r1
 80084c0:	d054      	beq.n	800856c <_strtod_l+0xb6c>
 80084c2:	a339      	add	r3, pc, #228	; (adr r3, 80085a8 <_strtod_l+0xba8>)
 80084c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c8:	f7f8 fb12 	bl	8000af0 <__aeabi_dcmplt>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	f47f ace5 	bne.w	8007e9c <_strtod_l+0x49c>
 80084d2:	a337      	add	r3, pc, #220	; (adr r3, 80085b0 <_strtod_l+0xbb0>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	4630      	mov	r0, r6
 80084da:	4639      	mov	r1, r7
 80084dc:	f7f8 fb26 	bl	8000b2c <__aeabi_dcmpgt>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d095      	beq.n	8008410 <_strtod_l+0xa10>
 80084e4:	e4da      	b.n	8007e9c <_strtod_l+0x49c>
 80084e6:	9b04      	ldr	r3, [sp, #16]
 80084e8:	b333      	cbz	r3, 8008538 <_strtod_l+0xb38>
 80084ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80084f0:	d822      	bhi.n	8008538 <_strtod_l+0xb38>
 80084f2:	a331      	add	r3, pc, #196	; (adr r3, 80085b8 <_strtod_l+0xbb8>)
 80084f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f8:	4630      	mov	r0, r6
 80084fa:	4639      	mov	r1, r7
 80084fc:	f7f8 fb02 	bl	8000b04 <__aeabi_dcmple>
 8008500:	b1a0      	cbz	r0, 800852c <_strtod_l+0xb2c>
 8008502:	4639      	mov	r1, r7
 8008504:	4630      	mov	r0, r6
 8008506:	f7f8 fb59 	bl	8000bbc <__aeabi_d2uiz>
 800850a:	2801      	cmp	r0, #1
 800850c:	bf38      	it	cc
 800850e:	2001      	movcc	r0, #1
 8008510:	f7f8 f802 	bl	8000518 <__aeabi_ui2d>
 8008514:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008516:	4606      	mov	r6, r0
 8008518:	460f      	mov	r7, r1
 800851a:	bb23      	cbnz	r3, 8008566 <_strtod_l+0xb66>
 800851c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008520:	9010      	str	r0, [sp, #64]	; 0x40
 8008522:	9311      	str	r3, [sp, #68]	; 0x44
 8008524:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008528:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800852c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800852e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008530:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008534:	1a9b      	subs	r3, r3, r2
 8008536:	930f      	str	r3, [sp, #60]	; 0x3c
 8008538:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800853c:	eeb0 0a48 	vmov.f32	s0, s16
 8008540:	eef0 0a68 	vmov.f32	s1, s17
 8008544:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008548:	f002 f9b0 	bl	800a8ac <__ulp>
 800854c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008550:	ec53 2b10 	vmov	r2, r3, d0
 8008554:	f7f8 f85a 	bl	800060c <__aeabi_dmul>
 8008558:	ec53 2b18 	vmov	r2, r3, d8
 800855c:	f7f7 fea0 	bl	80002a0 <__adddf3>
 8008560:	4680      	mov	r8, r0
 8008562:	4689      	mov	r9, r1
 8008564:	e78d      	b.n	8008482 <_strtod_l+0xa82>
 8008566:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800856a:	e7db      	b.n	8008524 <_strtod_l+0xb24>
 800856c:	a314      	add	r3, pc, #80	; (adr r3, 80085c0 <_strtod_l+0xbc0>)
 800856e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008572:	f7f8 fabd 	bl	8000af0 <__aeabi_dcmplt>
 8008576:	e7b3      	b.n	80084e0 <_strtod_l+0xae0>
 8008578:	2300      	movs	r3, #0
 800857a:	930a      	str	r3, [sp, #40]	; 0x28
 800857c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800857e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	f7ff ba7c 	b.w	8007a7e <_strtod_l+0x7e>
 8008586:	2a65      	cmp	r2, #101	; 0x65
 8008588:	f43f ab75 	beq.w	8007c76 <_strtod_l+0x276>
 800858c:	2a45      	cmp	r2, #69	; 0x45
 800858e:	f43f ab72 	beq.w	8007c76 <_strtod_l+0x276>
 8008592:	2301      	movs	r3, #1
 8008594:	f7ff bbaa 	b.w	8007cec <_strtod_l+0x2ec>
 8008598:	00000000 	.word	0x00000000
 800859c:	bff00000 	.word	0xbff00000
 80085a0:	00000000 	.word	0x00000000
 80085a4:	3ff00000 	.word	0x3ff00000
 80085a8:	94a03595 	.word	0x94a03595
 80085ac:	3fdfffff 	.word	0x3fdfffff
 80085b0:	35afe535 	.word	0x35afe535
 80085b4:	3fe00000 	.word	0x3fe00000
 80085b8:	ffc00000 	.word	0xffc00000
 80085bc:	41dfffff 	.word	0x41dfffff
 80085c0:	94a03595 	.word	0x94a03595
 80085c4:	3fcfffff 	.word	0x3fcfffff
 80085c8:	3ff00000 	.word	0x3ff00000
 80085cc:	3fe00000 	.word	0x3fe00000
 80085d0:	7ff00000 	.word	0x7ff00000
 80085d4:	7fe00000 	.word	0x7fe00000
 80085d8:	7c9fffff 	.word	0x7c9fffff
 80085dc:	7fefffff 	.word	0x7fefffff

080085e0 <strtod>:
 80085e0:	460a      	mov	r2, r1
 80085e2:	4601      	mov	r1, r0
 80085e4:	4802      	ldr	r0, [pc, #8]	; (80085f0 <strtod+0x10>)
 80085e6:	4b03      	ldr	r3, [pc, #12]	; (80085f4 <strtod+0x14>)
 80085e8:	6800      	ldr	r0, [r0, #0]
 80085ea:	f7ff ba09 	b.w	8007a00 <_strtod_l>
 80085ee:	bf00      	nop
 80085f0:	200001f4 	.word	0x200001f4
 80085f4:	2000003c 	.word	0x2000003c

080085f8 <__utoa>:
 80085f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085fa:	4c1f      	ldr	r4, [pc, #124]	; (8008678 <__utoa+0x80>)
 80085fc:	b08b      	sub	sp, #44	; 0x2c
 80085fe:	4605      	mov	r5, r0
 8008600:	460b      	mov	r3, r1
 8008602:	466e      	mov	r6, sp
 8008604:	f104 0c20 	add.w	ip, r4, #32
 8008608:	6820      	ldr	r0, [r4, #0]
 800860a:	6861      	ldr	r1, [r4, #4]
 800860c:	4637      	mov	r7, r6
 800860e:	c703      	stmia	r7!, {r0, r1}
 8008610:	3408      	adds	r4, #8
 8008612:	4564      	cmp	r4, ip
 8008614:	463e      	mov	r6, r7
 8008616:	d1f7      	bne.n	8008608 <__utoa+0x10>
 8008618:	7921      	ldrb	r1, [r4, #4]
 800861a:	7139      	strb	r1, [r7, #4]
 800861c:	1e91      	subs	r1, r2, #2
 800861e:	6820      	ldr	r0, [r4, #0]
 8008620:	6038      	str	r0, [r7, #0]
 8008622:	2922      	cmp	r1, #34	; 0x22
 8008624:	f04f 0100 	mov.w	r1, #0
 8008628:	d904      	bls.n	8008634 <__utoa+0x3c>
 800862a:	7019      	strb	r1, [r3, #0]
 800862c:	460b      	mov	r3, r1
 800862e:	4618      	mov	r0, r3
 8008630:	b00b      	add	sp, #44	; 0x2c
 8008632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008634:	1e58      	subs	r0, r3, #1
 8008636:	4684      	mov	ip, r0
 8008638:	fbb5 f7f2 	udiv	r7, r5, r2
 800863c:	fb02 5617 	mls	r6, r2, r7, r5
 8008640:	3628      	adds	r6, #40	; 0x28
 8008642:	446e      	add	r6, sp
 8008644:	460c      	mov	r4, r1
 8008646:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800864a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800864e:	462e      	mov	r6, r5
 8008650:	42b2      	cmp	r2, r6
 8008652:	f101 0101 	add.w	r1, r1, #1
 8008656:	463d      	mov	r5, r7
 8008658:	d9ee      	bls.n	8008638 <__utoa+0x40>
 800865a:	2200      	movs	r2, #0
 800865c:	545a      	strb	r2, [r3, r1]
 800865e:	1919      	adds	r1, r3, r4
 8008660:	1aa5      	subs	r5, r4, r2
 8008662:	42aa      	cmp	r2, r5
 8008664:	dae3      	bge.n	800862e <__utoa+0x36>
 8008666:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800866a:	780e      	ldrb	r6, [r1, #0]
 800866c:	7006      	strb	r6, [r0, #0]
 800866e:	3201      	adds	r2, #1
 8008670:	f801 5901 	strb.w	r5, [r1], #-1
 8008674:	e7f4      	b.n	8008660 <__utoa+0x68>
 8008676:	bf00      	nop
 8008678:	0800e1d0 	.word	0x0800e1d0

0800867c <_fwalk_sglue>:
 800867c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008680:	4607      	mov	r7, r0
 8008682:	4688      	mov	r8, r1
 8008684:	4614      	mov	r4, r2
 8008686:	2600      	movs	r6, #0
 8008688:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800868c:	f1b9 0901 	subs.w	r9, r9, #1
 8008690:	d505      	bpl.n	800869e <_fwalk_sglue+0x22>
 8008692:	6824      	ldr	r4, [r4, #0]
 8008694:	2c00      	cmp	r4, #0
 8008696:	d1f7      	bne.n	8008688 <_fwalk_sglue+0xc>
 8008698:	4630      	mov	r0, r6
 800869a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800869e:	89ab      	ldrh	r3, [r5, #12]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d907      	bls.n	80086b4 <_fwalk_sglue+0x38>
 80086a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086a8:	3301      	adds	r3, #1
 80086aa:	d003      	beq.n	80086b4 <_fwalk_sglue+0x38>
 80086ac:	4629      	mov	r1, r5
 80086ae:	4638      	mov	r0, r7
 80086b0:	47c0      	blx	r8
 80086b2:	4306      	orrs	r6, r0
 80086b4:	3568      	adds	r5, #104	; 0x68
 80086b6:	e7e9      	b.n	800868c <_fwalk_sglue+0x10>

080086b8 <strncmp>:
 80086b8:	b510      	push	{r4, lr}
 80086ba:	b16a      	cbz	r2, 80086d8 <strncmp+0x20>
 80086bc:	3901      	subs	r1, #1
 80086be:	1884      	adds	r4, r0, r2
 80086c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d103      	bne.n	80086d4 <strncmp+0x1c>
 80086cc:	42a0      	cmp	r0, r4
 80086ce:	d001      	beq.n	80086d4 <strncmp+0x1c>
 80086d0:	2a00      	cmp	r2, #0
 80086d2:	d1f5      	bne.n	80086c0 <strncmp+0x8>
 80086d4:	1ad0      	subs	r0, r2, r3
 80086d6:	bd10      	pop	{r4, pc}
 80086d8:	4610      	mov	r0, r2
 80086da:	e7fc      	b.n	80086d6 <strncmp+0x1e>

080086dc <strncpy>:
 80086dc:	b510      	push	{r4, lr}
 80086de:	3901      	subs	r1, #1
 80086e0:	4603      	mov	r3, r0
 80086e2:	b132      	cbz	r2, 80086f2 <strncpy+0x16>
 80086e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80086e8:	f803 4b01 	strb.w	r4, [r3], #1
 80086ec:	3a01      	subs	r2, #1
 80086ee:	2c00      	cmp	r4, #0
 80086f0:	d1f7      	bne.n	80086e2 <strncpy+0x6>
 80086f2:	441a      	add	r2, r3
 80086f4:	2100      	movs	r1, #0
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d100      	bne.n	80086fc <strncpy+0x20>
 80086fa:	bd10      	pop	{r4, pc}
 80086fc:	f803 1b01 	strb.w	r1, [r3], #1
 8008700:	e7f9      	b.n	80086f6 <strncpy+0x1a>
	...

08008704 <strtok>:
 8008704:	4b16      	ldr	r3, [pc, #88]	; (8008760 <strtok+0x5c>)
 8008706:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008708:	681e      	ldr	r6, [r3, #0]
 800870a:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800870c:	4605      	mov	r5, r0
 800870e:	b9fc      	cbnz	r4, 8008750 <strtok+0x4c>
 8008710:	2050      	movs	r0, #80	; 0x50
 8008712:	9101      	str	r1, [sp, #4]
 8008714:	f001 fbea 	bl	8009eec <malloc>
 8008718:	9901      	ldr	r1, [sp, #4]
 800871a:	6470      	str	r0, [r6, #68]	; 0x44
 800871c:	4602      	mov	r2, r0
 800871e:	b920      	cbnz	r0, 800872a <strtok+0x26>
 8008720:	4b10      	ldr	r3, [pc, #64]	; (8008764 <strtok+0x60>)
 8008722:	4811      	ldr	r0, [pc, #68]	; (8008768 <strtok+0x64>)
 8008724:	215b      	movs	r1, #91	; 0x5b
 8008726:	f000 f897 	bl	8008858 <__assert_func>
 800872a:	e9c0 4400 	strd	r4, r4, [r0]
 800872e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008732:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008736:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800873a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800873e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008742:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008746:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800874a:	6184      	str	r4, [r0, #24]
 800874c:	7704      	strb	r4, [r0, #28]
 800874e:	6244      	str	r4, [r0, #36]	; 0x24
 8008750:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8008752:	2301      	movs	r3, #1
 8008754:	4628      	mov	r0, r5
 8008756:	b002      	add	sp, #8
 8008758:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800875c:	f000 b806 	b.w	800876c <__strtok_r>
 8008760:	200001f4 	.word	0x200001f4
 8008764:	0800e1f5 	.word	0x0800e1f5
 8008768:	0800e20c 	.word	0x0800e20c

0800876c <__strtok_r>:
 800876c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800876e:	b908      	cbnz	r0, 8008774 <__strtok_r+0x8>
 8008770:	6810      	ldr	r0, [r2, #0]
 8008772:	b188      	cbz	r0, 8008798 <__strtok_r+0x2c>
 8008774:	4604      	mov	r4, r0
 8008776:	4620      	mov	r0, r4
 8008778:	f814 5b01 	ldrb.w	r5, [r4], #1
 800877c:	460f      	mov	r7, r1
 800877e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008782:	b91e      	cbnz	r6, 800878c <__strtok_r+0x20>
 8008784:	b965      	cbnz	r5, 80087a0 <__strtok_r+0x34>
 8008786:	6015      	str	r5, [r2, #0]
 8008788:	4628      	mov	r0, r5
 800878a:	e005      	b.n	8008798 <__strtok_r+0x2c>
 800878c:	42b5      	cmp	r5, r6
 800878e:	d1f6      	bne.n	800877e <__strtok_r+0x12>
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1f0      	bne.n	8008776 <__strtok_r+0xa>
 8008794:	6014      	str	r4, [r2, #0]
 8008796:	7003      	strb	r3, [r0, #0]
 8008798:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800879a:	461c      	mov	r4, r3
 800879c:	e00c      	b.n	80087b8 <__strtok_r+0x4c>
 800879e:	b915      	cbnz	r5, 80087a6 <__strtok_r+0x3a>
 80087a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80087a4:	460e      	mov	r6, r1
 80087a6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80087aa:	42ab      	cmp	r3, r5
 80087ac:	d1f7      	bne.n	800879e <__strtok_r+0x32>
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0f3      	beq.n	800879a <__strtok_r+0x2e>
 80087b2:	2300      	movs	r3, #0
 80087b4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80087b8:	6014      	str	r4, [r2, #0]
 80087ba:	e7ed      	b.n	8008798 <__strtok_r+0x2c>

080087bc <memset>:
 80087bc:	4402      	add	r2, r0
 80087be:	4603      	mov	r3, r0
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d100      	bne.n	80087c6 <memset+0xa>
 80087c4:	4770      	bx	lr
 80087c6:	f803 1b01 	strb.w	r1, [r3], #1
 80087ca:	e7f9      	b.n	80087c0 <memset+0x4>

080087cc <_localeconv_r>:
 80087cc:	4800      	ldr	r0, [pc, #0]	; (80087d0 <_localeconv_r+0x4>)
 80087ce:	4770      	bx	lr
 80087d0:	2000012c 	.word	0x2000012c

080087d4 <__errno>:
 80087d4:	4b01      	ldr	r3, [pc, #4]	; (80087dc <__errno+0x8>)
 80087d6:	6818      	ldr	r0, [r3, #0]
 80087d8:	4770      	bx	lr
 80087da:	bf00      	nop
 80087dc:	200001f4 	.word	0x200001f4

080087e0 <__libc_init_array>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	4d0d      	ldr	r5, [pc, #52]	; (8008818 <__libc_init_array+0x38>)
 80087e4:	4c0d      	ldr	r4, [pc, #52]	; (800881c <__libc_init_array+0x3c>)
 80087e6:	1b64      	subs	r4, r4, r5
 80087e8:	10a4      	asrs	r4, r4, #2
 80087ea:	2600      	movs	r6, #0
 80087ec:	42a6      	cmp	r6, r4
 80087ee:	d109      	bne.n	8008804 <__libc_init_array+0x24>
 80087f0:	4d0b      	ldr	r5, [pc, #44]	; (8008820 <__libc_init_array+0x40>)
 80087f2:	4c0c      	ldr	r4, [pc, #48]	; (8008824 <__libc_init_array+0x44>)
 80087f4:	f004 f9de 	bl	800cbb4 <_init>
 80087f8:	1b64      	subs	r4, r4, r5
 80087fa:	10a4      	asrs	r4, r4, #2
 80087fc:	2600      	movs	r6, #0
 80087fe:	42a6      	cmp	r6, r4
 8008800:	d105      	bne.n	800880e <__libc_init_array+0x2e>
 8008802:	bd70      	pop	{r4, r5, r6, pc}
 8008804:	f855 3b04 	ldr.w	r3, [r5], #4
 8008808:	4798      	blx	r3
 800880a:	3601      	adds	r6, #1
 800880c:	e7ee      	b.n	80087ec <__libc_init_array+0xc>
 800880e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008812:	4798      	blx	r3
 8008814:	3601      	adds	r6, #1
 8008816:	e7f2      	b.n	80087fe <__libc_init_array+0x1e>
 8008818:	0800e840 	.word	0x0800e840
 800881c:	0800e840 	.word	0x0800e840
 8008820:	0800e840 	.word	0x0800e840
 8008824:	0800e844 	.word	0x0800e844

08008828 <__retarget_lock_acquire_recursive>:
 8008828:	4770      	bx	lr

0800882a <__retarget_lock_release_recursive>:
 800882a:	4770      	bx	lr

0800882c <memcpy>:
 800882c:	440a      	add	r2, r1
 800882e:	4291      	cmp	r1, r2
 8008830:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008834:	d100      	bne.n	8008838 <memcpy+0xc>
 8008836:	4770      	bx	lr
 8008838:	b510      	push	{r4, lr}
 800883a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800883e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008842:	4291      	cmp	r1, r2
 8008844:	d1f9      	bne.n	800883a <memcpy+0xe>
 8008846:	bd10      	pop	{r4, pc}

08008848 <nan>:
 8008848:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008850 <nan+0x8>
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	00000000 	.word	0x00000000
 8008854:	7ff80000 	.word	0x7ff80000

08008858 <__assert_func>:
 8008858:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800885a:	4614      	mov	r4, r2
 800885c:	461a      	mov	r2, r3
 800885e:	4b09      	ldr	r3, [pc, #36]	; (8008884 <__assert_func+0x2c>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4605      	mov	r5, r0
 8008864:	68d8      	ldr	r0, [r3, #12]
 8008866:	b14c      	cbz	r4, 800887c <__assert_func+0x24>
 8008868:	4b07      	ldr	r3, [pc, #28]	; (8008888 <__assert_func+0x30>)
 800886a:	9100      	str	r1, [sp, #0]
 800886c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008870:	4906      	ldr	r1, [pc, #24]	; (800888c <__assert_func+0x34>)
 8008872:	462b      	mov	r3, r5
 8008874:	f002 f99e 	bl	800abb4 <fiprintf>
 8008878:	f002 fa5a 	bl	800ad30 <abort>
 800887c:	4b04      	ldr	r3, [pc, #16]	; (8008890 <__assert_func+0x38>)
 800887e:	461c      	mov	r4, r3
 8008880:	e7f3      	b.n	800886a <__assert_func+0x12>
 8008882:	bf00      	nop
 8008884:	200001f4 	.word	0x200001f4
 8008888:	0800e36f 	.word	0x0800e36f
 800888c:	0800e37c 	.word	0x0800e37c
 8008890:	0800e3aa 	.word	0x0800e3aa

08008894 <quorem>:
 8008894:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008898:	6903      	ldr	r3, [r0, #16]
 800889a:	690c      	ldr	r4, [r1, #16]
 800889c:	42a3      	cmp	r3, r4
 800889e:	4607      	mov	r7, r0
 80088a0:	db7e      	blt.n	80089a0 <quorem+0x10c>
 80088a2:	3c01      	subs	r4, #1
 80088a4:	f101 0814 	add.w	r8, r1, #20
 80088a8:	f100 0514 	add.w	r5, r0, #20
 80088ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088b0:	9301      	str	r3, [sp, #4]
 80088b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088ba:	3301      	adds	r3, #1
 80088bc:	429a      	cmp	r2, r3
 80088be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80088ca:	d331      	bcc.n	8008930 <quorem+0x9c>
 80088cc:	f04f 0e00 	mov.w	lr, #0
 80088d0:	4640      	mov	r0, r8
 80088d2:	46ac      	mov	ip, r5
 80088d4:	46f2      	mov	sl, lr
 80088d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80088da:	b293      	uxth	r3, r2
 80088dc:	fb06 e303 	mla	r3, r6, r3, lr
 80088e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088e4:	0c1a      	lsrs	r2, r3, #16
 80088e6:	b29b      	uxth	r3, r3
 80088e8:	ebaa 0303 	sub.w	r3, sl, r3
 80088ec:	f8dc a000 	ldr.w	sl, [ip]
 80088f0:	fa13 f38a 	uxtah	r3, r3, sl
 80088f4:	fb06 220e 	mla	r2, r6, lr, r2
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	9b00      	ldr	r3, [sp, #0]
 80088fc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008900:	b292      	uxth	r2, r2
 8008902:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008906:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800890a:	f8bd 3000 	ldrh.w	r3, [sp]
 800890e:	4581      	cmp	r9, r0
 8008910:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008914:	f84c 3b04 	str.w	r3, [ip], #4
 8008918:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800891c:	d2db      	bcs.n	80088d6 <quorem+0x42>
 800891e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008922:	b92b      	cbnz	r3, 8008930 <quorem+0x9c>
 8008924:	9b01      	ldr	r3, [sp, #4]
 8008926:	3b04      	subs	r3, #4
 8008928:	429d      	cmp	r5, r3
 800892a:	461a      	mov	r2, r3
 800892c:	d32c      	bcc.n	8008988 <quorem+0xf4>
 800892e:	613c      	str	r4, [r7, #16]
 8008930:	4638      	mov	r0, r7
 8008932:	f001 ff15 	bl	800a760 <__mcmp>
 8008936:	2800      	cmp	r0, #0
 8008938:	db22      	blt.n	8008980 <quorem+0xec>
 800893a:	3601      	adds	r6, #1
 800893c:	4629      	mov	r1, r5
 800893e:	2000      	movs	r0, #0
 8008940:	f858 2b04 	ldr.w	r2, [r8], #4
 8008944:	f8d1 c000 	ldr.w	ip, [r1]
 8008948:	b293      	uxth	r3, r2
 800894a:	1ac3      	subs	r3, r0, r3
 800894c:	0c12      	lsrs	r2, r2, #16
 800894e:	fa13 f38c 	uxtah	r3, r3, ip
 8008952:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008956:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800895a:	b29b      	uxth	r3, r3
 800895c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008960:	45c1      	cmp	r9, r8
 8008962:	f841 3b04 	str.w	r3, [r1], #4
 8008966:	ea4f 4022 	mov.w	r0, r2, asr #16
 800896a:	d2e9      	bcs.n	8008940 <quorem+0xac>
 800896c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008970:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008974:	b922      	cbnz	r2, 8008980 <quorem+0xec>
 8008976:	3b04      	subs	r3, #4
 8008978:	429d      	cmp	r5, r3
 800897a:	461a      	mov	r2, r3
 800897c:	d30a      	bcc.n	8008994 <quorem+0x100>
 800897e:	613c      	str	r4, [r7, #16]
 8008980:	4630      	mov	r0, r6
 8008982:	b003      	add	sp, #12
 8008984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008988:	6812      	ldr	r2, [r2, #0]
 800898a:	3b04      	subs	r3, #4
 800898c:	2a00      	cmp	r2, #0
 800898e:	d1ce      	bne.n	800892e <quorem+0x9a>
 8008990:	3c01      	subs	r4, #1
 8008992:	e7c9      	b.n	8008928 <quorem+0x94>
 8008994:	6812      	ldr	r2, [r2, #0]
 8008996:	3b04      	subs	r3, #4
 8008998:	2a00      	cmp	r2, #0
 800899a:	d1f0      	bne.n	800897e <quorem+0xea>
 800899c:	3c01      	subs	r4, #1
 800899e:	e7eb      	b.n	8008978 <quorem+0xe4>
 80089a0:	2000      	movs	r0, #0
 80089a2:	e7ee      	b.n	8008982 <quorem+0xee>
 80089a4:	0000      	movs	r0, r0
	...

080089a8 <_dtoa_r>:
 80089a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ac:	ed2d 8b04 	vpush	{d8-d9}
 80089b0:	69c5      	ldr	r5, [r0, #28]
 80089b2:	b093      	sub	sp, #76	; 0x4c
 80089b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80089b8:	ec57 6b10 	vmov	r6, r7, d0
 80089bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80089c0:	9107      	str	r1, [sp, #28]
 80089c2:	4604      	mov	r4, r0
 80089c4:	920a      	str	r2, [sp, #40]	; 0x28
 80089c6:	930d      	str	r3, [sp, #52]	; 0x34
 80089c8:	b975      	cbnz	r5, 80089e8 <_dtoa_r+0x40>
 80089ca:	2010      	movs	r0, #16
 80089cc:	f001 fa8e 	bl	8009eec <malloc>
 80089d0:	4602      	mov	r2, r0
 80089d2:	61e0      	str	r0, [r4, #28]
 80089d4:	b920      	cbnz	r0, 80089e0 <_dtoa_r+0x38>
 80089d6:	4bae      	ldr	r3, [pc, #696]	; (8008c90 <_dtoa_r+0x2e8>)
 80089d8:	21ef      	movs	r1, #239	; 0xef
 80089da:	48ae      	ldr	r0, [pc, #696]	; (8008c94 <_dtoa_r+0x2ec>)
 80089dc:	f7ff ff3c 	bl	8008858 <__assert_func>
 80089e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80089e4:	6005      	str	r5, [r0, #0]
 80089e6:	60c5      	str	r5, [r0, #12]
 80089e8:	69e3      	ldr	r3, [r4, #28]
 80089ea:	6819      	ldr	r1, [r3, #0]
 80089ec:	b151      	cbz	r1, 8008a04 <_dtoa_r+0x5c>
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	604a      	str	r2, [r1, #4]
 80089f2:	2301      	movs	r3, #1
 80089f4:	4093      	lsls	r3, r2
 80089f6:	608b      	str	r3, [r1, #8]
 80089f8:	4620      	mov	r0, r4
 80089fa:	f001 fc2b 	bl	800a254 <_Bfree>
 80089fe:	69e3      	ldr	r3, [r4, #28]
 8008a00:	2200      	movs	r2, #0
 8008a02:	601a      	str	r2, [r3, #0]
 8008a04:	1e3b      	subs	r3, r7, #0
 8008a06:	bfbb      	ittet	lt
 8008a08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008a0c:	9303      	strlt	r3, [sp, #12]
 8008a0e:	2300      	movge	r3, #0
 8008a10:	2201      	movlt	r2, #1
 8008a12:	bfac      	ite	ge
 8008a14:	f8c8 3000 	strge.w	r3, [r8]
 8008a18:	f8c8 2000 	strlt.w	r2, [r8]
 8008a1c:	4b9e      	ldr	r3, [pc, #632]	; (8008c98 <_dtoa_r+0x2f0>)
 8008a1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008a22:	ea33 0308 	bics.w	r3, r3, r8
 8008a26:	d11b      	bne.n	8008a60 <_dtoa_r+0xb8>
 8008a28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008a34:	4333      	orrs	r3, r6
 8008a36:	f000 8593 	beq.w	8009560 <_dtoa_r+0xbb8>
 8008a3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a3c:	b963      	cbnz	r3, 8008a58 <_dtoa_r+0xb0>
 8008a3e:	4b97      	ldr	r3, [pc, #604]	; (8008c9c <_dtoa_r+0x2f4>)
 8008a40:	e027      	b.n	8008a92 <_dtoa_r+0xea>
 8008a42:	4b97      	ldr	r3, [pc, #604]	; (8008ca0 <_dtoa_r+0x2f8>)
 8008a44:	9300      	str	r3, [sp, #0]
 8008a46:	3308      	adds	r3, #8
 8008a48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	9800      	ldr	r0, [sp, #0]
 8008a4e:	b013      	add	sp, #76	; 0x4c
 8008a50:	ecbd 8b04 	vpop	{d8-d9}
 8008a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a58:	4b90      	ldr	r3, [pc, #576]	; (8008c9c <_dtoa_r+0x2f4>)
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	3303      	adds	r3, #3
 8008a5e:	e7f3      	b.n	8008a48 <_dtoa_r+0xa0>
 8008a60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a64:	2200      	movs	r2, #0
 8008a66:	ec51 0b17 	vmov	r0, r1, d7
 8008a6a:	eeb0 8a47 	vmov.f32	s16, s14
 8008a6e:	eef0 8a67 	vmov.f32	s17, s15
 8008a72:	2300      	movs	r3, #0
 8008a74:	f7f8 f832 	bl	8000adc <__aeabi_dcmpeq>
 8008a78:	4681      	mov	r9, r0
 8008a7a:	b160      	cbz	r0, 8008a96 <_dtoa_r+0xee>
 8008a7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a7e:	2301      	movs	r3, #1
 8008a80:	6013      	str	r3, [r2, #0]
 8008a82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 8568 	beq.w	800955a <_dtoa_r+0xbb2>
 8008a8a:	4b86      	ldr	r3, [pc, #536]	; (8008ca4 <_dtoa_r+0x2fc>)
 8008a8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a8e:	6013      	str	r3, [r2, #0]
 8008a90:	3b01      	subs	r3, #1
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	e7da      	b.n	8008a4c <_dtoa_r+0xa4>
 8008a96:	aa10      	add	r2, sp, #64	; 0x40
 8008a98:	a911      	add	r1, sp, #68	; 0x44
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	eeb0 0a48 	vmov.f32	s0, s16
 8008aa0:	eef0 0a68 	vmov.f32	s1, s17
 8008aa4:	f001 ff72 	bl	800a98c <__d2b>
 8008aa8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008aac:	4682      	mov	sl, r0
 8008aae:	2d00      	cmp	r5, #0
 8008ab0:	d07f      	beq.n	8008bb2 <_dtoa_r+0x20a>
 8008ab2:	ee18 3a90 	vmov	r3, s17
 8008ab6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008abe:	ec51 0b18 	vmov	r0, r1, d8
 8008ac2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ac6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008aca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008ace:	4619      	mov	r1, r3
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	4b75      	ldr	r3, [pc, #468]	; (8008ca8 <_dtoa_r+0x300>)
 8008ad4:	f7f7 fbe2 	bl	800029c <__aeabi_dsub>
 8008ad8:	a367      	add	r3, pc, #412	; (adr r3, 8008c78 <_dtoa_r+0x2d0>)
 8008ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ade:	f7f7 fd95 	bl	800060c <__aeabi_dmul>
 8008ae2:	a367      	add	r3, pc, #412	; (adr r3, 8008c80 <_dtoa_r+0x2d8>)
 8008ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae8:	f7f7 fbda 	bl	80002a0 <__adddf3>
 8008aec:	4606      	mov	r6, r0
 8008aee:	4628      	mov	r0, r5
 8008af0:	460f      	mov	r7, r1
 8008af2:	f7f7 fd21 	bl	8000538 <__aeabi_i2d>
 8008af6:	a364      	add	r3, pc, #400	; (adr r3, 8008c88 <_dtoa_r+0x2e0>)
 8008af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afc:	f7f7 fd86 	bl	800060c <__aeabi_dmul>
 8008b00:	4602      	mov	r2, r0
 8008b02:	460b      	mov	r3, r1
 8008b04:	4630      	mov	r0, r6
 8008b06:	4639      	mov	r1, r7
 8008b08:	f7f7 fbca 	bl	80002a0 <__adddf3>
 8008b0c:	4606      	mov	r6, r0
 8008b0e:	460f      	mov	r7, r1
 8008b10:	f7f8 f82c 	bl	8000b6c <__aeabi_d2iz>
 8008b14:	2200      	movs	r2, #0
 8008b16:	4683      	mov	fp, r0
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	4639      	mov	r1, r7
 8008b1e:	f7f7 ffe7 	bl	8000af0 <__aeabi_dcmplt>
 8008b22:	b148      	cbz	r0, 8008b38 <_dtoa_r+0x190>
 8008b24:	4658      	mov	r0, fp
 8008b26:	f7f7 fd07 	bl	8000538 <__aeabi_i2d>
 8008b2a:	4632      	mov	r2, r6
 8008b2c:	463b      	mov	r3, r7
 8008b2e:	f7f7 ffd5 	bl	8000adc <__aeabi_dcmpeq>
 8008b32:	b908      	cbnz	r0, 8008b38 <_dtoa_r+0x190>
 8008b34:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008b38:	f1bb 0f16 	cmp.w	fp, #22
 8008b3c:	d857      	bhi.n	8008bee <_dtoa_r+0x246>
 8008b3e:	4b5b      	ldr	r3, [pc, #364]	; (8008cac <_dtoa_r+0x304>)
 8008b40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b48:	ec51 0b18 	vmov	r0, r1, d8
 8008b4c:	f7f7 ffd0 	bl	8000af0 <__aeabi_dcmplt>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d04e      	beq.n	8008bf2 <_dtoa_r+0x24a>
 8008b54:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008b58:	2300      	movs	r3, #0
 8008b5a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b5e:	1b5b      	subs	r3, r3, r5
 8008b60:	1e5a      	subs	r2, r3, #1
 8008b62:	bf45      	ittet	mi
 8008b64:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b68:	9305      	strmi	r3, [sp, #20]
 8008b6a:	2300      	movpl	r3, #0
 8008b6c:	2300      	movmi	r3, #0
 8008b6e:	9206      	str	r2, [sp, #24]
 8008b70:	bf54      	ite	pl
 8008b72:	9305      	strpl	r3, [sp, #20]
 8008b74:	9306      	strmi	r3, [sp, #24]
 8008b76:	f1bb 0f00 	cmp.w	fp, #0
 8008b7a:	db3c      	blt.n	8008bf6 <_dtoa_r+0x24e>
 8008b7c:	9b06      	ldr	r3, [sp, #24]
 8008b7e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008b82:	445b      	add	r3, fp
 8008b84:	9306      	str	r3, [sp, #24]
 8008b86:	2300      	movs	r3, #0
 8008b88:	9308      	str	r3, [sp, #32]
 8008b8a:	9b07      	ldr	r3, [sp, #28]
 8008b8c:	2b09      	cmp	r3, #9
 8008b8e:	d868      	bhi.n	8008c62 <_dtoa_r+0x2ba>
 8008b90:	2b05      	cmp	r3, #5
 8008b92:	bfc4      	itt	gt
 8008b94:	3b04      	subgt	r3, #4
 8008b96:	9307      	strgt	r3, [sp, #28]
 8008b98:	9b07      	ldr	r3, [sp, #28]
 8008b9a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b9e:	bfcc      	ite	gt
 8008ba0:	2500      	movgt	r5, #0
 8008ba2:	2501      	movle	r5, #1
 8008ba4:	2b03      	cmp	r3, #3
 8008ba6:	f200 8085 	bhi.w	8008cb4 <_dtoa_r+0x30c>
 8008baa:	e8df f003 	tbb	[pc, r3]
 8008bae:	3b2e      	.short	0x3b2e
 8008bb0:	5839      	.short	0x5839
 8008bb2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008bb6:	441d      	add	r5, r3
 8008bb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008bbc:	2b20      	cmp	r3, #32
 8008bbe:	bfc1      	itttt	gt
 8008bc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008bc4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008bc8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008bcc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008bd0:	bfd6      	itet	le
 8008bd2:	f1c3 0320 	rsble	r3, r3, #32
 8008bd6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008bda:	fa06 f003 	lslle.w	r0, r6, r3
 8008bde:	f7f7 fc9b 	bl	8000518 <__aeabi_ui2d>
 8008be2:	2201      	movs	r2, #1
 8008be4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008be8:	3d01      	subs	r5, #1
 8008bea:	920e      	str	r2, [sp, #56]	; 0x38
 8008bec:	e76f      	b.n	8008ace <_dtoa_r+0x126>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e7b3      	b.n	8008b5a <_dtoa_r+0x1b2>
 8008bf2:	900c      	str	r0, [sp, #48]	; 0x30
 8008bf4:	e7b2      	b.n	8008b5c <_dtoa_r+0x1b4>
 8008bf6:	9b05      	ldr	r3, [sp, #20]
 8008bf8:	eba3 030b 	sub.w	r3, r3, fp
 8008bfc:	9305      	str	r3, [sp, #20]
 8008bfe:	f1cb 0300 	rsb	r3, fp, #0
 8008c02:	9308      	str	r3, [sp, #32]
 8008c04:	2300      	movs	r3, #0
 8008c06:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c08:	e7bf      	b.n	8008b8a <_dtoa_r+0x1e2>
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	dc52      	bgt.n	8008cba <_dtoa_r+0x312>
 8008c14:	2301      	movs	r3, #1
 8008c16:	9301      	str	r3, [sp, #4]
 8008c18:	9304      	str	r3, [sp, #16]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8008c1e:	e00b      	b.n	8008c38 <_dtoa_r+0x290>
 8008c20:	2301      	movs	r3, #1
 8008c22:	e7f3      	b.n	8008c0c <_dtoa_r+0x264>
 8008c24:	2300      	movs	r3, #0
 8008c26:	9309      	str	r3, [sp, #36]	; 0x24
 8008c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c2a:	445b      	add	r3, fp
 8008c2c:	9301      	str	r3, [sp, #4]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	9304      	str	r3, [sp, #16]
 8008c34:	bfb8      	it	lt
 8008c36:	2301      	movlt	r3, #1
 8008c38:	69e0      	ldr	r0, [r4, #28]
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	2204      	movs	r2, #4
 8008c3e:	f102 0614 	add.w	r6, r2, #20
 8008c42:	429e      	cmp	r6, r3
 8008c44:	d93d      	bls.n	8008cc2 <_dtoa_r+0x31a>
 8008c46:	6041      	str	r1, [r0, #4]
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f001 fac3 	bl	800a1d4 <_Balloc>
 8008c4e:	9000      	str	r0, [sp, #0]
 8008c50:	2800      	cmp	r0, #0
 8008c52:	d139      	bne.n	8008cc8 <_dtoa_r+0x320>
 8008c54:	4b16      	ldr	r3, [pc, #88]	; (8008cb0 <_dtoa_r+0x308>)
 8008c56:	4602      	mov	r2, r0
 8008c58:	f240 11af 	movw	r1, #431	; 0x1af
 8008c5c:	e6bd      	b.n	80089da <_dtoa_r+0x32>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e7e1      	b.n	8008c26 <_dtoa_r+0x27e>
 8008c62:	2501      	movs	r5, #1
 8008c64:	2300      	movs	r3, #0
 8008c66:	9307      	str	r3, [sp, #28]
 8008c68:	9509      	str	r5, [sp, #36]	; 0x24
 8008c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c6e:	9301      	str	r3, [sp, #4]
 8008c70:	9304      	str	r3, [sp, #16]
 8008c72:	2200      	movs	r2, #0
 8008c74:	2312      	movs	r3, #18
 8008c76:	e7d1      	b.n	8008c1c <_dtoa_r+0x274>
 8008c78:	636f4361 	.word	0x636f4361
 8008c7c:	3fd287a7 	.word	0x3fd287a7
 8008c80:	8b60c8b3 	.word	0x8b60c8b3
 8008c84:	3fc68a28 	.word	0x3fc68a28
 8008c88:	509f79fb 	.word	0x509f79fb
 8008c8c:	3fd34413 	.word	0x3fd34413
 8008c90:	0800e1f5 	.word	0x0800e1f5
 8008c94:	0800e3b8 	.word	0x0800e3b8
 8008c98:	7ff00000 	.word	0x7ff00000
 8008c9c:	0800e3b4 	.word	0x0800e3b4
 8008ca0:	0800e3ab 	.word	0x0800e3ab
 8008ca4:	0800e155 	.word	0x0800e155
 8008ca8:	3ff80000 	.word	0x3ff80000
 8008cac:	0800e518 	.word	0x0800e518
 8008cb0:	0800e410 	.word	0x0800e410
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	e7d7      	b.n	8008c6a <_dtoa_r+0x2c2>
 8008cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cbc:	9301      	str	r3, [sp, #4]
 8008cbe:	9304      	str	r3, [sp, #16]
 8008cc0:	e7ba      	b.n	8008c38 <_dtoa_r+0x290>
 8008cc2:	3101      	adds	r1, #1
 8008cc4:	0052      	lsls	r2, r2, #1
 8008cc6:	e7ba      	b.n	8008c3e <_dtoa_r+0x296>
 8008cc8:	69e3      	ldr	r3, [r4, #28]
 8008cca:	9a00      	ldr	r2, [sp, #0]
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	9b04      	ldr	r3, [sp, #16]
 8008cd0:	2b0e      	cmp	r3, #14
 8008cd2:	f200 80a8 	bhi.w	8008e26 <_dtoa_r+0x47e>
 8008cd6:	2d00      	cmp	r5, #0
 8008cd8:	f000 80a5 	beq.w	8008e26 <_dtoa_r+0x47e>
 8008cdc:	f1bb 0f00 	cmp.w	fp, #0
 8008ce0:	dd38      	ble.n	8008d54 <_dtoa_r+0x3ac>
 8008ce2:	4bc0      	ldr	r3, [pc, #768]	; (8008fe4 <_dtoa_r+0x63c>)
 8008ce4:	f00b 020f 	and.w	r2, fp, #15
 8008ce8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008cf0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008cf4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008cf8:	d019      	beq.n	8008d2e <_dtoa_r+0x386>
 8008cfa:	4bbb      	ldr	r3, [pc, #748]	; (8008fe8 <_dtoa_r+0x640>)
 8008cfc:	ec51 0b18 	vmov	r0, r1, d8
 8008d00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d04:	f7f7 fdac 	bl	8000860 <__aeabi_ddiv>
 8008d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d0c:	f008 080f 	and.w	r8, r8, #15
 8008d10:	2503      	movs	r5, #3
 8008d12:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008fe8 <_dtoa_r+0x640>
 8008d16:	f1b8 0f00 	cmp.w	r8, #0
 8008d1a:	d10a      	bne.n	8008d32 <_dtoa_r+0x38a>
 8008d1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d20:	4632      	mov	r2, r6
 8008d22:	463b      	mov	r3, r7
 8008d24:	f7f7 fd9c 	bl	8000860 <__aeabi_ddiv>
 8008d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d2c:	e02b      	b.n	8008d86 <_dtoa_r+0x3de>
 8008d2e:	2502      	movs	r5, #2
 8008d30:	e7ef      	b.n	8008d12 <_dtoa_r+0x36a>
 8008d32:	f018 0f01 	tst.w	r8, #1
 8008d36:	d008      	beq.n	8008d4a <_dtoa_r+0x3a2>
 8008d38:	4630      	mov	r0, r6
 8008d3a:	4639      	mov	r1, r7
 8008d3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008d40:	f7f7 fc64 	bl	800060c <__aeabi_dmul>
 8008d44:	3501      	adds	r5, #1
 8008d46:	4606      	mov	r6, r0
 8008d48:	460f      	mov	r7, r1
 8008d4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008d4e:	f109 0908 	add.w	r9, r9, #8
 8008d52:	e7e0      	b.n	8008d16 <_dtoa_r+0x36e>
 8008d54:	f000 809f 	beq.w	8008e96 <_dtoa_r+0x4ee>
 8008d58:	f1cb 0600 	rsb	r6, fp, #0
 8008d5c:	4ba1      	ldr	r3, [pc, #644]	; (8008fe4 <_dtoa_r+0x63c>)
 8008d5e:	4fa2      	ldr	r7, [pc, #648]	; (8008fe8 <_dtoa_r+0x640>)
 8008d60:	f006 020f 	and.w	r2, r6, #15
 8008d64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6c:	ec51 0b18 	vmov	r0, r1, d8
 8008d70:	f7f7 fc4c 	bl	800060c <__aeabi_dmul>
 8008d74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d78:	1136      	asrs	r6, r6, #4
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	2502      	movs	r5, #2
 8008d7e:	2e00      	cmp	r6, #0
 8008d80:	d17e      	bne.n	8008e80 <_dtoa_r+0x4d8>
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1d0      	bne.n	8008d28 <_dtoa_r+0x380>
 8008d86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f000 8084 	beq.w	8008e9a <_dtoa_r+0x4f2>
 8008d92:	4b96      	ldr	r3, [pc, #600]	; (8008fec <_dtoa_r+0x644>)
 8008d94:	2200      	movs	r2, #0
 8008d96:	4640      	mov	r0, r8
 8008d98:	4649      	mov	r1, r9
 8008d9a:	f7f7 fea9 	bl	8000af0 <__aeabi_dcmplt>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	d07b      	beq.n	8008e9a <_dtoa_r+0x4f2>
 8008da2:	9b04      	ldr	r3, [sp, #16]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d078      	beq.n	8008e9a <_dtoa_r+0x4f2>
 8008da8:	9b01      	ldr	r3, [sp, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	dd39      	ble.n	8008e22 <_dtoa_r+0x47a>
 8008dae:	4b90      	ldr	r3, [pc, #576]	; (8008ff0 <_dtoa_r+0x648>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	4640      	mov	r0, r8
 8008db4:	4649      	mov	r1, r9
 8008db6:	f7f7 fc29 	bl	800060c <__aeabi_dmul>
 8008dba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dbe:	9e01      	ldr	r6, [sp, #4]
 8008dc0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8008dc4:	3501      	adds	r5, #1
 8008dc6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008dca:	4628      	mov	r0, r5
 8008dcc:	f7f7 fbb4 	bl	8000538 <__aeabi_i2d>
 8008dd0:	4642      	mov	r2, r8
 8008dd2:	464b      	mov	r3, r9
 8008dd4:	f7f7 fc1a 	bl	800060c <__aeabi_dmul>
 8008dd8:	4b86      	ldr	r3, [pc, #536]	; (8008ff4 <_dtoa_r+0x64c>)
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f7f7 fa60 	bl	80002a0 <__adddf3>
 8008de0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008de8:	9303      	str	r3, [sp, #12]
 8008dea:	2e00      	cmp	r6, #0
 8008dec:	d158      	bne.n	8008ea0 <_dtoa_r+0x4f8>
 8008dee:	4b82      	ldr	r3, [pc, #520]	; (8008ff8 <_dtoa_r+0x650>)
 8008df0:	2200      	movs	r2, #0
 8008df2:	4640      	mov	r0, r8
 8008df4:	4649      	mov	r1, r9
 8008df6:	f7f7 fa51 	bl	800029c <__aeabi_dsub>
 8008dfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dfe:	4680      	mov	r8, r0
 8008e00:	4689      	mov	r9, r1
 8008e02:	f7f7 fe93 	bl	8000b2c <__aeabi_dcmpgt>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	f040 8296 	bne.w	8009338 <_dtoa_r+0x990>
 8008e0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008e10:	4640      	mov	r0, r8
 8008e12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e16:	4649      	mov	r1, r9
 8008e18:	f7f7 fe6a 	bl	8000af0 <__aeabi_dcmplt>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	f040 8289 	bne.w	8009334 <_dtoa_r+0x98c>
 8008e22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008e26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f2c0 814e 	blt.w	80090ca <_dtoa_r+0x722>
 8008e2e:	f1bb 0f0e 	cmp.w	fp, #14
 8008e32:	f300 814a 	bgt.w	80090ca <_dtoa_r+0x722>
 8008e36:	4b6b      	ldr	r3, [pc, #428]	; (8008fe4 <_dtoa_r+0x63c>)
 8008e38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008e3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f280 80dc 	bge.w	8009000 <_dtoa_r+0x658>
 8008e48:	9b04      	ldr	r3, [sp, #16]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f300 80d8 	bgt.w	8009000 <_dtoa_r+0x658>
 8008e50:	f040 826f 	bne.w	8009332 <_dtoa_r+0x98a>
 8008e54:	4b68      	ldr	r3, [pc, #416]	; (8008ff8 <_dtoa_r+0x650>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	4640      	mov	r0, r8
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	f7f7 fbd6 	bl	800060c <__aeabi_dmul>
 8008e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e64:	f7f7 fe58 	bl	8000b18 <__aeabi_dcmpge>
 8008e68:	9e04      	ldr	r6, [sp, #16]
 8008e6a:	4637      	mov	r7, r6
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	f040 8245 	bne.w	80092fc <_dtoa_r+0x954>
 8008e72:	9d00      	ldr	r5, [sp, #0]
 8008e74:	2331      	movs	r3, #49	; 0x31
 8008e76:	f805 3b01 	strb.w	r3, [r5], #1
 8008e7a:	f10b 0b01 	add.w	fp, fp, #1
 8008e7e:	e241      	b.n	8009304 <_dtoa_r+0x95c>
 8008e80:	07f2      	lsls	r2, r6, #31
 8008e82:	d505      	bpl.n	8008e90 <_dtoa_r+0x4e8>
 8008e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e88:	f7f7 fbc0 	bl	800060c <__aeabi_dmul>
 8008e8c:	3501      	adds	r5, #1
 8008e8e:	2301      	movs	r3, #1
 8008e90:	1076      	asrs	r6, r6, #1
 8008e92:	3708      	adds	r7, #8
 8008e94:	e773      	b.n	8008d7e <_dtoa_r+0x3d6>
 8008e96:	2502      	movs	r5, #2
 8008e98:	e775      	b.n	8008d86 <_dtoa_r+0x3de>
 8008e9a:	9e04      	ldr	r6, [sp, #16]
 8008e9c:	465f      	mov	r7, fp
 8008e9e:	e792      	b.n	8008dc6 <_dtoa_r+0x41e>
 8008ea0:	9900      	ldr	r1, [sp, #0]
 8008ea2:	4b50      	ldr	r3, [pc, #320]	; (8008fe4 <_dtoa_r+0x63c>)
 8008ea4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ea8:	4431      	add	r1, r6
 8008eaa:	9102      	str	r1, [sp, #8]
 8008eac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008eae:	eeb0 9a47 	vmov.f32	s18, s14
 8008eb2:	eef0 9a67 	vmov.f32	s19, s15
 8008eb6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008eba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ebe:	2900      	cmp	r1, #0
 8008ec0:	d044      	beq.n	8008f4c <_dtoa_r+0x5a4>
 8008ec2:	494e      	ldr	r1, [pc, #312]	; (8008ffc <_dtoa_r+0x654>)
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	f7f7 fccb 	bl	8000860 <__aeabi_ddiv>
 8008eca:	ec53 2b19 	vmov	r2, r3, d9
 8008ece:	f7f7 f9e5 	bl	800029c <__aeabi_dsub>
 8008ed2:	9d00      	ldr	r5, [sp, #0]
 8008ed4:	ec41 0b19 	vmov	d9, r0, r1
 8008ed8:	4649      	mov	r1, r9
 8008eda:	4640      	mov	r0, r8
 8008edc:	f7f7 fe46 	bl	8000b6c <__aeabi_d2iz>
 8008ee0:	4606      	mov	r6, r0
 8008ee2:	f7f7 fb29 	bl	8000538 <__aeabi_i2d>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	460b      	mov	r3, r1
 8008eea:	4640      	mov	r0, r8
 8008eec:	4649      	mov	r1, r9
 8008eee:	f7f7 f9d5 	bl	800029c <__aeabi_dsub>
 8008ef2:	3630      	adds	r6, #48	; 0x30
 8008ef4:	f805 6b01 	strb.w	r6, [r5], #1
 8008ef8:	ec53 2b19 	vmov	r2, r3, d9
 8008efc:	4680      	mov	r8, r0
 8008efe:	4689      	mov	r9, r1
 8008f00:	f7f7 fdf6 	bl	8000af0 <__aeabi_dcmplt>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	d164      	bne.n	8008fd2 <_dtoa_r+0x62a>
 8008f08:	4642      	mov	r2, r8
 8008f0a:	464b      	mov	r3, r9
 8008f0c:	4937      	ldr	r1, [pc, #220]	; (8008fec <_dtoa_r+0x644>)
 8008f0e:	2000      	movs	r0, #0
 8008f10:	f7f7 f9c4 	bl	800029c <__aeabi_dsub>
 8008f14:	ec53 2b19 	vmov	r2, r3, d9
 8008f18:	f7f7 fdea 	bl	8000af0 <__aeabi_dcmplt>
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	f040 80b6 	bne.w	800908e <_dtoa_r+0x6e6>
 8008f22:	9b02      	ldr	r3, [sp, #8]
 8008f24:	429d      	cmp	r5, r3
 8008f26:	f43f af7c 	beq.w	8008e22 <_dtoa_r+0x47a>
 8008f2a:	4b31      	ldr	r3, [pc, #196]	; (8008ff0 <_dtoa_r+0x648>)
 8008f2c:	ec51 0b19 	vmov	r0, r1, d9
 8008f30:	2200      	movs	r2, #0
 8008f32:	f7f7 fb6b 	bl	800060c <__aeabi_dmul>
 8008f36:	4b2e      	ldr	r3, [pc, #184]	; (8008ff0 <_dtoa_r+0x648>)
 8008f38:	ec41 0b19 	vmov	d9, r0, r1
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	4640      	mov	r0, r8
 8008f40:	4649      	mov	r1, r9
 8008f42:	f7f7 fb63 	bl	800060c <__aeabi_dmul>
 8008f46:	4680      	mov	r8, r0
 8008f48:	4689      	mov	r9, r1
 8008f4a:	e7c5      	b.n	8008ed8 <_dtoa_r+0x530>
 8008f4c:	ec51 0b17 	vmov	r0, r1, d7
 8008f50:	f7f7 fb5c 	bl	800060c <__aeabi_dmul>
 8008f54:	9b02      	ldr	r3, [sp, #8]
 8008f56:	9d00      	ldr	r5, [sp, #0]
 8008f58:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f5a:	ec41 0b19 	vmov	d9, r0, r1
 8008f5e:	4649      	mov	r1, r9
 8008f60:	4640      	mov	r0, r8
 8008f62:	f7f7 fe03 	bl	8000b6c <__aeabi_d2iz>
 8008f66:	4606      	mov	r6, r0
 8008f68:	f7f7 fae6 	bl	8000538 <__aeabi_i2d>
 8008f6c:	3630      	adds	r6, #48	; 0x30
 8008f6e:	4602      	mov	r2, r0
 8008f70:	460b      	mov	r3, r1
 8008f72:	4640      	mov	r0, r8
 8008f74:	4649      	mov	r1, r9
 8008f76:	f7f7 f991 	bl	800029c <__aeabi_dsub>
 8008f7a:	f805 6b01 	strb.w	r6, [r5], #1
 8008f7e:	9b02      	ldr	r3, [sp, #8]
 8008f80:	429d      	cmp	r5, r3
 8008f82:	4680      	mov	r8, r0
 8008f84:	4689      	mov	r9, r1
 8008f86:	f04f 0200 	mov.w	r2, #0
 8008f8a:	d124      	bne.n	8008fd6 <_dtoa_r+0x62e>
 8008f8c:	4b1b      	ldr	r3, [pc, #108]	; (8008ffc <_dtoa_r+0x654>)
 8008f8e:	ec51 0b19 	vmov	r0, r1, d9
 8008f92:	f7f7 f985 	bl	80002a0 <__adddf3>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	f7f7 fdc5 	bl	8000b2c <__aeabi_dcmpgt>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d173      	bne.n	800908e <_dtoa_r+0x6e6>
 8008fa6:	ec53 2b19 	vmov	r2, r3, d9
 8008faa:	4914      	ldr	r1, [pc, #80]	; (8008ffc <_dtoa_r+0x654>)
 8008fac:	2000      	movs	r0, #0
 8008fae:	f7f7 f975 	bl	800029c <__aeabi_dsub>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	4640      	mov	r0, r8
 8008fb8:	4649      	mov	r1, r9
 8008fba:	f7f7 fd99 	bl	8000af0 <__aeabi_dcmplt>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f43f af2f 	beq.w	8008e22 <_dtoa_r+0x47a>
 8008fc4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008fc6:	1e6b      	subs	r3, r5, #1
 8008fc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008fce:	2b30      	cmp	r3, #48	; 0x30
 8008fd0:	d0f8      	beq.n	8008fc4 <_dtoa_r+0x61c>
 8008fd2:	46bb      	mov	fp, r7
 8008fd4:	e04a      	b.n	800906c <_dtoa_r+0x6c4>
 8008fd6:	4b06      	ldr	r3, [pc, #24]	; (8008ff0 <_dtoa_r+0x648>)
 8008fd8:	f7f7 fb18 	bl	800060c <__aeabi_dmul>
 8008fdc:	4680      	mov	r8, r0
 8008fde:	4689      	mov	r9, r1
 8008fe0:	e7bd      	b.n	8008f5e <_dtoa_r+0x5b6>
 8008fe2:	bf00      	nop
 8008fe4:	0800e518 	.word	0x0800e518
 8008fe8:	0800e4f0 	.word	0x0800e4f0
 8008fec:	3ff00000 	.word	0x3ff00000
 8008ff0:	40240000 	.word	0x40240000
 8008ff4:	401c0000 	.word	0x401c0000
 8008ff8:	40140000 	.word	0x40140000
 8008ffc:	3fe00000 	.word	0x3fe00000
 8009000:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009004:	9d00      	ldr	r5, [sp, #0]
 8009006:	4642      	mov	r2, r8
 8009008:	464b      	mov	r3, r9
 800900a:	4630      	mov	r0, r6
 800900c:	4639      	mov	r1, r7
 800900e:	f7f7 fc27 	bl	8000860 <__aeabi_ddiv>
 8009012:	f7f7 fdab 	bl	8000b6c <__aeabi_d2iz>
 8009016:	9001      	str	r0, [sp, #4]
 8009018:	f7f7 fa8e 	bl	8000538 <__aeabi_i2d>
 800901c:	4642      	mov	r2, r8
 800901e:	464b      	mov	r3, r9
 8009020:	f7f7 faf4 	bl	800060c <__aeabi_dmul>
 8009024:	4602      	mov	r2, r0
 8009026:	460b      	mov	r3, r1
 8009028:	4630      	mov	r0, r6
 800902a:	4639      	mov	r1, r7
 800902c:	f7f7 f936 	bl	800029c <__aeabi_dsub>
 8009030:	9e01      	ldr	r6, [sp, #4]
 8009032:	9f04      	ldr	r7, [sp, #16]
 8009034:	3630      	adds	r6, #48	; 0x30
 8009036:	f805 6b01 	strb.w	r6, [r5], #1
 800903a:	9e00      	ldr	r6, [sp, #0]
 800903c:	1bae      	subs	r6, r5, r6
 800903e:	42b7      	cmp	r7, r6
 8009040:	4602      	mov	r2, r0
 8009042:	460b      	mov	r3, r1
 8009044:	d134      	bne.n	80090b0 <_dtoa_r+0x708>
 8009046:	f7f7 f92b 	bl	80002a0 <__adddf3>
 800904a:	4642      	mov	r2, r8
 800904c:	464b      	mov	r3, r9
 800904e:	4606      	mov	r6, r0
 8009050:	460f      	mov	r7, r1
 8009052:	f7f7 fd6b 	bl	8000b2c <__aeabi_dcmpgt>
 8009056:	b9c8      	cbnz	r0, 800908c <_dtoa_r+0x6e4>
 8009058:	4642      	mov	r2, r8
 800905a:	464b      	mov	r3, r9
 800905c:	4630      	mov	r0, r6
 800905e:	4639      	mov	r1, r7
 8009060:	f7f7 fd3c 	bl	8000adc <__aeabi_dcmpeq>
 8009064:	b110      	cbz	r0, 800906c <_dtoa_r+0x6c4>
 8009066:	9b01      	ldr	r3, [sp, #4]
 8009068:	07db      	lsls	r3, r3, #31
 800906a:	d40f      	bmi.n	800908c <_dtoa_r+0x6e4>
 800906c:	4651      	mov	r1, sl
 800906e:	4620      	mov	r0, r4
 8009070:	f001 f8f0 	bl	800a254 <_Bfree>
 8009074:	2300      	movs	r3, #0
 8009076:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009078:	702b      	strb	r3, [r5, #0]
 800907a:	f10b 0301 	add.w	r3, fp, #1
 800907e:	6013      	str	r3, [r2, #0]
 8009080:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009082:	2b00      	cmp	r3, #0
 8009084:	f43f ace2 	beq.w	8008a4c <_dtoa_r+0xa4>
 8009088:	601d      	str	r5, [r3, #0]
 800908a:	e4df      	b.n	8008a4c <_dtoa_r+0xa4>
 800908c:	465f      	mov	r7, fp
 800908e:	462b      	mov	r3, r5
 8009090:	461d      	mov	r5, r3
 8009092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009096:	2a39      	cmp	r2, #57	; 0x39
 8009098:	d106      	bne.n	80090a8 <_dtoa_r+0x700>
 800909a:	9a00      	ldr	r2, [sp, #0]
 800909c:	429a      	cmp	r2, r3
 800909e:	d1f7      	bne.n	8009090 <_dtoa_r+0x6e8>
 80090a0:	9900      	ldr	r1, [sp, #0]
 80090a2:	2230      	movs	r2, #48	; 0x30
 80090a4:	3701      	adds	r7, #1
 80090a6:	700a      	strb	r2, [r1, #0]
 80090a8:	781a      	ldrb	r2, [r3, #0]
 80090aa:	3201      	adds	r2, #1
 80090ac:	701a      	strb	r2, [r3, #0]
 80090ae:	e790      	b.n	8008fd2 <_dtoa_r+0x62a>
 80090b0:	4ba3      	ldr	r3, [pc, #652]	; (8009340 <_dtoa_r+0x998>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	f7f7 faaa 	bl	800060c <__aeabi_dmul>
 80090b8:	2200      	movs	r2, #0
 80090ba:	2300      	movs	r3, #0
 80090bc:	4606      	mov	r6, r0
 80090be:	460f      	mov	r7, r1
 80090c0:	f7f7 fd0c 	bl	8000adc <__aeabi_dcmpeq>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d09e      	beq.n	8009006 <_dtoa_r+0x65e>
 80090c8:	e7d0      	b.n	800906c <_dtoa_r+0x6c4>
 80090ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090cc:	2a00      	cmp	r2, #0
 80090ce:	f000 80ca 	beq.w	8009266 <_dtoa_r+0x8be>
 80090d2:	9a07      	ldr	r2, [sp, #28]
 80090d4:	2a01      	cmp	r2, #1
 80090d6:	f300 80ad 	bgt.w	8009234 <_dtoa_r+0x88c>
 80090da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090dc:	2a00      	cmp	r2, #0
 80090de:	f000 80a5 	beq.w	800922c <_dtoa_r+0x884>
 80090e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80090e6:	9e08      	ldr	r6, [sp, #32]
 80090e8:	9d05      	ldr	r5, [sp, #20]
 80090ea:	9a05      	ldr	r2, [sp, #20]
 80090ec:	441a      	add	r2, r3
 80090ee:	9205      	str	r2, [sp, #20]
 80090f0:	9a06      	ldr	r2, [sp, #24]
 80090f2:	2101      	movs	r1, #1
 80090f4:	441a      	add	r2, r3
 80090f6:	4620      	mov	r0, r4
 80090f8:	9206      	str	r2, [sp, #24]
 80090fa:	f001 f9ab 	bl	800a454 <__i2b>
 80090fe:	4607      	mov	r7, r0
 8009100:	b165      	cbz	r5, 800911c <_dtoa_r+0x774>
 8009102:	9b06      	ldr	r3, [sp, #24]
 8009104:	2b00      	cmp	r3, #0
 8009106:	dd09      	ble.n	800911c <_dtoa_r+0x774>
 8009108:	42ab      	cmp	r3, r5
 800910a:	9a05      	ldr	r2, [sp, #20]
 800910c:	bfa8      	it	ge
 800910e:	462b      	movge	r3, r5
 8009110:	1ad2      	subs	r2, r2, r3
 8009112:	9205      	str	r2, [sp, #20]
 8009114:	9a06      	ldr	r2, [sp, #24]
 8009116:	1aed      	subs	r5, r5, r3
 8009118:	1ad3      	subs	r3, r2, r3
 800911a:	9306      	str	r3, [sp, #24]
 800911c:	9b08      	ldr	r3, [sp, #32]
 800911e:	b1f3      	cbz	r3, 800915e <_dtoa_r+0x7b6>
 8009120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 80a3 	beq.w	800926e <_dtoa_r+0x8c6>
 8009128:	2e00      	cmp	r6, #0
 800912a:	dd10      	ble.n	800914e <_dtoa_r+0x7a6>
 800912c:	4639      	mov	r1, r7
 800912e:	4632      	mov	r2, r6
 8009130:	4620      	mov	r0, r4
 8009132:	f001 fa4f 	bl	800a5d4 <__pow5mult>
 8009136:	4652      	mov	r2, sl
 8009138:	4601      	mov	r1, r0
 800913a:	4607      	mov	r7, r0
 800913c:	4620      	mov	r0, r4
 800913e:	f001 f99f 	bl	800a480 <__multiply>
 8009142:	4651      	mov	r1, sl
 8009144:	4680      	mov	r8, r0
 8009146:	4620      	mov	r0, r4
 8009148:	f001 f884 	bl	800a254 <_Bfree>
 800914c:	46c2      	mov	sl, r8
 800914e:	9b08      	ldr	r3, [sp, #32]
 8009150:	1b9a      	subs	r2, r3, r6
 8009152:	d004      	beq.n	800915e <_dtoa_r+0x7b6>
 8009154:	4651      	mov	r1, sl
 8009156:	4620      	mov	r0, r4
 8009158:	f001 fa3c 	bl	800a5d4 <__pow5mult>
 800915c:	4682      	mov	sl, r0
 800915e:	2101      	movs	r1, #1
 8009160:	4620      	mov	r0, r4
 8009162:	f001 f977 	bl	800a454 <__i2b>
 8009166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009168:	2b00      	cmp	r3, #0
 800916a:	4606      	mov	r6, r0
 800916c:	f340 8081 	ble.w	8009272 <_dtoa_r+0x8ca>
 8009170:	461a      	mov	r2, r3
 8009172:	4601      	mov	r1, r0
 8009174:	4620      	mov	r0, r4
 8009176:	f001 fa2d 	bl	800a5d4 <__pow5mult>
 800917a:	9b07      	ldr	r3, [sp, #28]
 800917c:	2b01      	cmp	r3, #1
 800917e:	4606      	mov	r6, r0
 8009180:	dd7a      	ble.n	8009278 <_dtoa_r+0x8d0>
 8009182:	f04f 0800 	mov.w	r8, #0
 8009186:	6933      	ldr	r3, [r6, #16]
 8009188:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800918c:	6918      	ldr	r0, [r3, #16]
 800918e:	f001 f913 	bl	800a3b8 <__hi0bits>
 8009192:	f1c0 0020 	rsb	r0, r0, #32
 8009196:	9b06      	ldr	r3, [sp, #24]
 8009198:	4418      	add	r0, r3
 800919a:	f010 001f 	ands.w	r0, r0, #31
 800919e:	f000 8094 	beq.w	80092ca <_dtoa_r+0x922>
 80091a2:	f1c0 0320 	rsb	r3, r0, #32
 80091a6:	2b04      	cmp	r3, #4
 80091a8:	f340 8085 	ble.w	80092b6 <_dtoa_r+0x90e>
 80091ac:	9b05      	ldr	r3, [sp, #20]
 80091ae:	f1c0 001c 	rsb	r0, r0, #28
 80091b2:	4403      	add	r3, r0
 80091b4:	9305      	str	r3, [sp, #20]
 80091b6:	9b06      	ldr	r3, [sp, #24]
 80091b8:	4403      	add	r3, r0
 80091ba:	4405      	add	r5, r0
 80091bc:	9306      	str	r3, [sp, #24]
 80091be:	9b05      	ldr	r3, [sp, #20]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	dd05      	ble.n	80091d0 <_dtoa_r+0x828>
 80091c4:	4651      	mov	r1, sl
 80091c6:	461a      	mov	r2, r3
 80091c8:	4620      	mov	r0, r4
 80091ca:	f001 fa5d 	bl	800a688 <__lshift>
 80091ce:	4682      	mov	sl, r0
 80091d0:	9b06      	ldr	r3, [sp, #24]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	dd05      	ble.n	80091e2 <_dtoa_r+0x83a>
 80091d6:	4631      	mov	r1, r6
 80091d8:	461a      	mov	r2, r3
 80091da:	4620      	mov	r0, r4
 80091dc:	f001 fa54 	bl	800a688 <__lshift>
 80091e0:	4606      	mov	r6, r0
 80091e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d072      	beq.n	80092ce <_dtoa_r+0x926>
 80091e8:	4631      	mov	r1, r6
 80091ea:	4650      	mov	r0, sl
 80091ec:	f001 fab8 	bl	800a760 <__mcmp>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	da6c      	bge.n	80092ce <_dtoa_r+0x926>
 80091f4:	2300      	movs	r3, #0
 80091f6:	4651      	mov	r1, sl
 80091f8:	220a      	movs	r2, #10
 80091fa:	4620      	mov	r0, r4
 80091fc:	f001 f84c 	bl	800a298 <__multadd>
 8009200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009202:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009206:	4682      	mov	sl, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	f000 81b0 	beq.w	800956e <_dtoa_r+0xbc6>
 800920e:	2300      	movs	r3, #0
 8009210:	4639      	mov	r1, r7
 8009212:	220a      	movs	r2, #10
 8009214:	4620      	mov	r0, r4
 8009216:	f001 f83f 	bl	800a298 <__multadd>
 800921a:	9b01      	ldr	r3, [sp, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	4607      	mov	r7, r0
 8009220:	f300 8096 	bgt.w	8009350 <_dtoa_r+0x9a8>
 8009224:	9b07      	ldr	r3, [sp, #28]
 8009226:	2b02      	cmp	r3, #2
 8009228:	dc59      	bgt.n	80092de <_dtoa_r+0x936>
 800922a:	e091      	b.n	8009350 <_dtoa_r+0x9a8>
 800922c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800922e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009232:	e758      	b.n	80090e6 <_dtoa_r+0x73e>
 8009234:	9b04      	ldr	r3, [sp, #16]
 8009236:	1e5e      	subs	r6, r3, #1
 8009238:	9b08      	ldr	r3, [sp, #32]
 800923a:	42b3      	cmp	r3, r6
 800923c:	bfbf      	itttt	lt
 800923e:	9b08      	ldrlt	r3, [sp, #32]
 8009240:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009242:	9608      	strlt	r6, [sp, #32]
 8009244:	1af3      	sublt	r3, r6, r3
 8009246:	bfb4      	ite	lt
 8009248:	18d2      	addlt	r2, r2, r3
 800924a:	1b9e      	subge	r6, r3, r6
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	bfbc      	itt	lt
 8009250:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009252:	2600      	movlt	r6, #0
 8009254:	2b00      	cmp	r3, #0
 8009256:	bfb7      	itett	lt
 8009258:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800925c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009260:	1a9d      	sublt	r5, r3, r2
 8009262:	2300      	movlt	r3, #0
 8009264:	e741      	b.n	80090ea <_dtoa_r+0x742>
 8009266:	9e08      	ldr	r6, [sp, #32]
 8009268:	9d05      	ldr	r5, [sp, #20]
 800926a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800926c:	e748      	b.n	8009100 <_dtoa_r+0x758>
 800926e:	9a08      	ldr	r2, [sp, #32]
 8009270:	e770      	b.n	8009154 <_dtoa_r+0x7ac>
 8009272:	9b07      	ldr	r3, [sp, #28]
 8009274:	2b01      	cmp	r3, #1
 8009276:	dc19      	bgt.n	80092ac <_dtoa_r+0x904>
 8009278:	9b02      	ldr	r3, [sp, #8]
 800927a:	b9bb      	cbnz	r3, 80092ac <_dtoa_r+0x904>
 800927c:	9b03      	ldr	r3, [sp, #12]
 800927e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009282:	b99b      	cbnz	r3, 80092ac <_dtoa_r+0x904>
 8009284:	9b03      	ldr	r3, [sp, #12]
 8009286:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800928a:	0d1b      	lsrs	r3, r3, #20
 800928c:	051b      	lsls	r3, r3, #20
 800928e:	b183      	cbz	r3, 80092b2 <_dtoa_r+0x90a>
 8009290:	9b05      	ldr	r3, [sp, #20]
 8009292:	3301      	adds	r3, #1
 8009294:	9305      	str	r3, [sp, #20]
 8009296:	9b06      	ldr	r3, [sp, #24]
 8009298:	3301      	adds	r3, #1
 800929a:	9306      	str	r3, [sp, #24]
 800929c:	f04f 0801 	mov.w	r8, #1
 80092a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f47f af6f 	bne.w	8009186 <_dtoa_r+0x7de>
 80092a8:	2001      	movs	r0, #1
 80092aa:	e774      	b.n	8009196 <_dtoa_r+0x7ee>
 80092ac:	f04f 0800 	mov.w	r8, #0
 80092b0:	e7f6      	b.n	80092a0 <_dtoa_r+0x8f8>
 80092b2:	4698      	mov	r8, r3
 80092b4:	e7f4      	b.n	80092a0 <_dtoa_r+0x8f8>
 80092b6:	d082      	beq.n	80091be <_dtoa_r+0x816>
 80092b8:	9a05      	ldr	r2, [sp, #20]
 80092ba:	331c      	adds	r3, #28
 80092bc:	441a      	add	r2, r3
 80092be:	9205      	str	r2, [sp, #20]
 80092c0:	9a06      	ldr	r2, [sp, #24]
 80092c2:	441a      	add	r2, r3
 80092c4:	441d      	add	r5, r3
 80092c6:	9206      	str	r2, [sp, #24]
 80092c8:	e779      	b.n	80091be <_dtoa_r+0x816>
 80092ca:	4603      	mov	r3, r0
 80092cc:	e7f4      	b.n	80092b8 <_dtoa_r+0x910>
 80092ce:	9b04      	ldr	r3, [sp, #16]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	dc37      	bgt.n	8009344 <_dtoa_r+0x99c>
 80092d4:	9b07      	ldr	r3, [sp, #28]
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	dd34      	ble.n	8009344 <_dtoa_r+0x99c>
 80092da:	9b04      	ldr	r3, [sp, #16]
 80092dc:	9301      	str	r3, [sp, #4]
 80092de:	9b01      	ldr	r3, [sp, #4]
 80092e0:	b963      	cbnz	r3, 80092fc <_dtoa_r+0x954>
 80092e2:	4631      	mov	r1, r6
 80092e4:	2205      	movs	r2, #5
 80092e6:	4620      	mov	r0, r4
 80092e8:	f000 ffd6 	bl	800a298 <__multadd>
 80092ec:	4601      	mov	r1, r0
 80092ee:	4606      	mov	r6, r0
 80092f0:	4650      	mov	r0, sl
 80092f2:	f001 fa35 	bl	800a760 <__mcmp>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	f73f adbb 	bgt.w	8008e72 <_dtoa_r+0x4ca>
 80092fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fe:	9d00      	ldr	r5, [sp, #0]
 8009300:	ea6f 0b03 	mvn.w	fp, r3
 8009304:	f04f 0800 	mov.w	r8, #0
 8009308:	4631      	mov	r1, r6
 800930a:	4620      	mov	r0, r4
 800930c:	f000 ffa2 	bl	800a254 <_Bfree>
 8009310:	2f00      	cmp	r7, #0
 8009312:	f43f aeab 	beq.w	800906c <_dtoa_r+0x6c4>
 8009316:	f1b8 0f00 	cmp.w	r8, #0
 800931a:	d005      	beq.n	8009328 <_dtoa_r+0x980>
 800931c:	45b8      	cmp	r8, r7
 800931e:	d003      	beq.n	8009328 <_dtoa_r+0x980>
 8009320:	4641      	mov	r1, r8
 8009322:	4620      	mov	r0, r4
 8009324:	f000 ff96 	bl	800a254 <_Bfree>
 8009328:	4639      	mov	r1, r7
 800932a:	4620      	mov	r0, r4
 800932c:	f000 ff92 	bl	800a254 <_Bfree>
 8009330:	e69c      	b.n	800906c <_dtoa_r+0x6c4>
 8009332:	2600      	movs	r6, #0
 8009334:	4637      	mov	r7, r6
 8009336:	e7e1      	b.n	80092fc <_dtoa_r+0x954>
 8009338:	46bb      	mov	fp, r7
 800933a:	4637      	mov	r7, r6
 800933c:	e599      	b.n	8008e72 <_dtoa_r+0x4ca>
 800933e:	bf00      	nop
 8009340:	40240000 	.word	0x40240000
 8009344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 80c8 	beq.w	80094dc <_dtoa_r+0xb34>
 800934c:	9b04      	ldr	r3, [sp, #16]
 800934e:	9301      	str	r3, [sp, #4]
 8009350:	2d00      	cmp	r5, #0
 8009352:	dd05      	ble.n	8009360 <_dtoa_r+0x9b8>
 8009354:	4639      	mov	r1, r7
 8009356:	462a      	mov	r2, r5
 8009358:	4620      	mov	r0, r4
 800935a:	f001 f995 	bl	800a688 <__lshift>
 800935e:	4607      	mov	r7, r0
 8009360:	f1b8 0f00 	cmp.w	r8, #0
 8009364:	d05b      	beq.n	800941e <_dtoa_r+0xa76>
 8009366:	6879      	ldr	r1, [r7, #4]
 8009368:	4620      	mov	r0, r4
 800936a:	f000 ff33 	bl	800a1d4 <_Balloc>
 800936e:	4605      	mov	r5, r0
 8009370:	b928      	cbnz	r0, 800937e <_dtoa_r+0x9d6>
 8009372:	4b83      	ldr	r3, [pc, #524]	; (8009580 <_dtoa_r+0xbd8>)
 8009374:	4602      	mov	r2, r0
 8009376:	f240 21ef 	movw	r1, #751	; 0x2ef
 800937a:	f7ff bb2e 	b.w	80089da <_dtoa_r+0x32>
 800937e:	693a      	ldr	r2, [r7, #16]
 8009380:	3202      	adds	r2, #2
 8009382:	0092      	lsls	r2, r2, #2
 8009384:	f107 010c 	add.w	r1, r7, #12
 8009388:	300c      	adds	r0, #12
 800938a:	f7ff fa4f 	bl	800882c <memcpy>
 800938e:	2201      	movs	r2, #1
 8009390:	4629      	mov	r1, r5
 8009392:	4620      	mov	r0, r4
 8009394:	f001 f978 	bl	800a688 <__lshift>
 8009398:	9b00      	ldr	r3, [sp, #0]
 800939a:	3301      	adds	r3, #1
 800939c:	9304      	str	r3, [sp, #16]
 800939e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093a2:	4413      	add	r3, r2
 80093a4:	9308      	str	r3, [sp, #32]
 80093a6:	9b02      	ldr	r3, [sp, #8]
 80093a8:	f003 0301 	and.w	r3, r3, #1
 80093ac:	46b8      	mov	r8, r7
 80093ae:	9306      	str	r3, [sp, #24]
 80093b0:	4607      	mov	r7, r0
 80093b2:	9b04      	ldr	r3, [sp, #16]
 80093b4:	4631      	mov	r1, r6
 80093b6:	3b01      	subs	r3, #1
 80093b8:	4650      	mov	r0, sl
 80093ba:	9301      	str	r3, [sp, #4]
 80093bc:	f7ff fa6a 	bl	8008894 <quorem>
 80093c0:	4641      	mov	r1, r8
 80093c2:	9002      	str	r0, [sp, #8]
 80093c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80093c8:	4650      	mov	r0, sl
 80093ca:	f001 f9c9 	bl	800a760 <__mcmp>
 80093ce:	463a      	mov	r2, r7
 80093d0:	9005      	str	r0, [sp, #20]
 80093d2:	4631      	mov	r1, r6
 80093d4:	4620      	mov	r0, r4
 80093d6:	f001 f9df 	bl	800a798 <__mdiff>
 80093da:	68c2      	ldr	r2, [r0, #12]
 80093dc:	4605      	mov	r5, r0
 80093de:	bb02      	cbnz	r2, 8009422 <_dtoa_r+0xa7a>
 80093e0:	4601      	mov	r1, r0
 80093e2:	4650      	mov	r0, sl
 80093e4:	f001 f9bc 	bl	800a760 <__mcmp>
 80093e8:	4602      	mov	r2, r0
 80093ea:	4629      	mov	r1, r5
 80093ec:	4620      	mov	r0, r4
 80093ee:	9209      	str	r2, [sp, #36]	; 0x24
 80093f0:	f000 ff30 	bl	800a254 <_Bfree>
 80093f4:	9b07      	ldr	r3, [sp, #28]
 80093f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093f8:	9d04      	ldr	r5, [sp, #16]
 80093fa:	ea43 0102 	orr.w	r1, r3, r2
 80093fe:	9b06      	ldr	r3, [sp, #24]
 8009400:	4319      	orrs	r1, r3
 8009402:	d110      	bne.n	8009426 <_dtoa_r+0xa7e>
 8009404:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009408:	d029      	beq.n	800945e <_dtoa_r+0xab6>
 800940a:	9b05      	ldr	r3, [sp, #20]
 800940c:	2b00      	cmp	r3, #0
 800940e:	dd02      	ble.n	8009416 <_dtoa_r+0xa6e>
 8009410:	9b02      	ldr	r3, [sp, #8]
 8009412:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009416:	9b01      	ldr	r3, [sp, #4]
 8009418:	f883 9000 	strb.w	r9, [r3]
 800941c:	e774      	b.n	8009308 <_dtoa_r+0x960>
 800941e:	4638      	mov	r0, r7
 8009420:	e7ba      	b.n	8009398 <_dtoa_r+0x9f0>
 8009422:	2201      	movs	r2, #1
 8009424:	e7e1      	b.n	80093ea <_dtoa_r+0xa42>
 8009426:	9b05      	ldr	r3, [sp, #20]
 8009428:	2b00      	cmp	r3, #0
 800942a:	db04      	blt.n	8009436 <_dtoa_r+0xa8e>
 800942c:	9907      	ldr	r1, [sp, #28]
 800942e:	430b      	orrs	r3, r1
 8009430:	9906      	ldr	r1, [sp, #24]
 8009432:	430b      	orrs	r3, r1
 8009434:	d120      	bne.n	8009478 <_dtoa_r+0xad0>
 8009436:	2a00      	cmp	r2, #0
 8009438:	dded      	ble.n	8009416 <_dtoa_r+0xa6e>
 800943a:	4651      	mov	r1, sl
 800943c:	2201      	movs	r2, #1
 800943e:	4620      	mov	r0, r4
 8009440:	f001 f922 	bl	800a688 <__lshift>
 8009444:	4631      	mov	r1, r6
 8009446:	4682      	mov	sl, r0
 8009448:	f001 f98a 	bl	800a760 <__mcmp>
 800944c:	2800      	cmp	r0, #0
 800944e:	dc03      	bgt.n	8009458 <_dtoa_r+0xab0>
 8009450:	d1e1      	bne.n	8009416 <_dtoa_r+0xa6e>
 8009452:	f019 0f01 	tst.w	r9, #1
 8009456:	d0de      	beq.n	8009416 <_dtoa_r+0xa6e>
 8009458:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800945c:	d1d8      	bne.n	8009410 <_dtoa_r+0xa68>
 800945e:	9a01      	ldr	r2, [sp, #4]
 8009460:	2339      	movs	r3, #57	; 0x39
 8009462:	7013      	strb	r3, [r2, #0]
 8009464:	462b      	mov	r3, r5
 8009466:	461d      	mov	r5, r3
 8009468:	3b01      	subs	r3, #1
 800946a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800946e:	2a39      	cmp	r2, #57	; 0x39
 8009470:	d06c      	beq.n	800954c <_dtoa_r+0xba4>
 8009472:	3201      	adds	r2, #1
 8009474:	701a      	strb	r2, [r3, #0]
 8009476:	e747      	b.n	8009308 <_dtoa_r+0x960>
 8009478:	2a00      	cmp	r2, #0
 800947a:	dd07      	ble.n	800948c <_dtoa_r+0xae4>
 800947c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009480:	d0ed      	beq.n	800945e <_dtoa_r+0xab6>
 8009482:	9a01      	ldr	r2, [sp, #4]
 8009484:	f109 0301 	add.w	r3, r9, #1
 8009488:	7013      	strb	r3, [r2, #0]
 800948a:	e73d      	b.n	8009308 <_dtoa_r+0x960>
 800948c:	9b04      	ldr	r3, [sp, #16]
 800948e:	9a08      	ldr	r2, [sp, #32]
 8009490:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009494:	4293      	cmp	r3, r2
 8009496:	d043      	beq.n	8009520 <_dtoa_r+0xb78>
 8009498:	4651      	mov	r1, sl
 800949a:	2300      	movs	r3, #0
 800949c:	220a      	movs	r2, #10
 800949e:	4620      	mov	r0, r4
 80094a0:	f000 fefa 	bl	800a298 <__multadd>
 80094a4:	45b8      	cmp	r8, r7
 80094a6:	4682      	mov	sl, r0
 80094a8:	f04f 0300 	mov.w	r3, #0
 80094ac:	f04f 020a 	mov.w	r2, #10
 80094b0:	4641      	mov	r1, r8
 80094b2:	4620      	mov	r0, r4
 80094b4:	d107      	bne.n	80094c6 <_dtoa_r+0xb1e>
 80094b6:	f000 feef 	bl	800a298 <__multadd>
 80094ba:	4680      	mov	r8, r0
 80094bc:	4607      	mov	r7, r0
 80094be:	9b04      	ldr	r3, [sp, #16]
 80094c0:	3301      	adds	r3, #1
 80094c2:	9304      	str	r3, [sp, #16]
 80094c4:	e775      	b.n	80093b2 <_dtoa_r+0xa0a>
 80094c6:	f000 fee7 	bl	800a298 <__multadd>
 80094ca:	4639      	mov	r1, r7
 80094cc:	4680      	mov	r8, r0
 80094ce:	2300      	movs	r3, #0
 80094d0:	220a      	movs	r2, #10
 80094d2:	4620      	mov	r0, r4
 80094d4:	f000 fee0 	bl	800a298 <__multadd>
 80094d8:	4607      	mov	r7, r0
 80094da:	e7f0      	b.n	80094be <_dtoa_r+0xb16>
 80094dc:	9b04      	ldr	r3, [sp, #16]
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	9d00      	ldr	r5, [sp, #0]
 80094e2:	4631      	mov	r1, r6
 80094e4:	4650      	mov	r0, sl
 80094e6:	f7ff f9d5 	bl	8008894 <quorem>
 80094ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80094ee:	9b00      	ldr	r3, [sp, #0]
 80094f0:	f805 9b01 	strb.w	r9, [r5], #1
 80094f4:	1aea      	subs	r2, r5, r3
 80094f6:	9b01      	ldr	r3, [sp, #4]
 80094f8:	4293      	cmp	r3, r2
 80094fa:	dd07      	ble.n	800950c <_dtoa_r+0xb64>
 80094fc:	4651      	mov	r1, sl
 80094fe:	2300      	movs	r3, #0
 8009500:	220a      	movs	r2, #10
 8009502:	4620      	mov	r0, r4
 8009504:	f000 fec8 	bl	800a298 <__multadd>
 8009508:	4682      	mov	sl, r0
 800950a:	e7ea      	b.n	80094e2 <_dtoa_r+0xb3a>
 800950c:	9b01      	ldr	r3, [sp, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	bfc8      	it	gt
 8009512:	461d      	movgt	r5, r3
 8009514:	9b00      	ldr	r3, [sp, #0]
 8009516:	bfd8      	it	le
 8009518:	2501      	movle	r5, #1
 800951a:	441d      	add	r5, r3
 800951c:	f04f 0800 	mov.w	r8, #0
 8009520:	4651      	mov	r1, sl
 8009522:	2201      	movs	r2, #1
 8009524:	4620      	mov	r0, r4
 8009526:	f001 f8af 	bl	800a688 <__lshift>
 800952a:	4631      	mov	r1, r6
 800952c:	4682      	mov	sl, r0
 800952e:	f001 f917 	bl	800a760 <__mcmp>
 8009532:	2800      	cmp	r0, #0
 8009534:	dc96      	bgt.n	8009464 <_dtoa_r+0xabc>
 8009536:	d102      	bne.n	800953e <_dtoa_r+0xb96>
 8009538:	f019 0f01 	tst.w	r9, #1
 800953c:	d192      	bne.n	8009464 <_dtoa_r+0xabc>
 800953e:	462b      	mov	r3, r5
 8009540:	461d      	mov	r5, r3
 8009542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009546:	2a30      	cmp	r2, #48	; 0x30
 8009548:	d0fa      	beq.n	8009540 <_dtoa_r+0xb98>
 800954a:	e6dd      	b.n	8009308 <_dtoa_r+0x960>
 800954c:	9a00      	ldr	r2, [sp, #0]
 800954e:	429a      	cmp	r2, r3
 8009550:	d189      	bne.n	8009466 <_dtoa_r+0xabe>
 8009552:	f10b 0b01 	add.w	fp, fp, #1
 8009556:	2331      	movs	r3, #49	; 0x31
 8009558:	e796      	b.n	8009488 <_dtoa_r+0xae0>
 800955a:	4b0a      	ldr	r3, [pc, #40]	; (8009584 <_dtoa_r+0xbdc>)
 800955c:	f7ff ba99 	b.w	8008a92 <_dtoa_r+0xea>
 8009560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009562:	2b00      	cmp	r3, #0
 8009564:	f47f aa6d 	bne.w	8008a42 <_dtoa_r+0x9a>
 8009568:	4b07      	ldr	r3, [pc, #28]	; (8009588 <_dtoa_r+0xbe0>)
 800956a:	f7ff ba92 	b.w	8008a92 <_dtoa_r+0xea>
 800956e:	9b01      	ldr	r3, [sp, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	dcb5      	bgt.n	80094e0 <_dtoa_r+0xb38>
 8009574:	9b07      	ldr	r3, [sp, #28]
 8009576:	2b02      	cmp	r3, #2
 8009578:	f73f aeb1 	bgt.w	80092de <_dtoa_r+0x936>
 800957c:	e7b0      	b.n	80094e0 <_dtoa_r+0xb38>
 800957e:	bf00      	nop
 8009580:	0800e410 	.word	0x0800e410
 8009584:	0800e154 	.word	0x0800e154
 8009588:	0800e3ab 	.word	0x0800e3ab

0800958c <rshift>:
 800958c:	6903      	ldr	r3, [r0, #16]
 800958e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009592:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009596:	ea4f 1261 	mov.w	r2, r1, asr #5
 800959a:	f100 0414 	add.w	r4, r0, #20
 800959e:	dd45      	ble.n	800962c <rshift+0xa0>
 80095a0:	f011 011f 	ands.w	r1, r1, #31
 80095a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80095a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80095ac:	d10c      	bne.n	80095c8 <rshift+0x3c>
 80095ae:	f100 0710 	add.w	r7, r0, #16
 80095b2:	4629      	mov	r1, r5
 80095b4:	42b1      	cmp	r1, r6
 80095b6:	d334      	bcc.n	8009622 <rshift+0x96>
 80095b8:	1a9b      	subs	r3, r3, r2
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	1eea      	subs	r2, r5, #3
 80095be:	4296      	cmp	r6, r2
 80095c0:	bf38      	it	cc
 80095c2:	2300      	movcc	r3, #0
 80095c4:	4423      	add	r3, r4
 80095c6:	e015      	b.n	80095f4 <rshift+0x68>
 80095c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80095cc:	f1c1 0820 	rsb	r8, r1, #32
 80095d0:	40cf      	lsrs	r7, r1
 80095d2:	f105 0e04 	add.w	lr, r5, #4
 80095d6:	46a1      	mov	r9, r4
 80095d8:	4576      	cmp	r6, lr
 80095da:	46f4      	mov	ip, lr
 80095dc:	d815      	bhi.n	800960a <rshift+0x7e>
 80095de:	1a9a      	subs	r2, r3, r2
 80095e0:	0092      	lsls	r2, r2, #2
 80095e2:	3a04      	subs	r2, #4
 80095e4:	3501      	adds	r5, #1
 80095e6:	42ae      	cmp	r6, r5
 80095e8:	bf38      	it	cc
 80095ea:	2200      	movcc	r2, #0
 80095ec:	18a3      	adds	r3, r4, r2
 80095ee:	50a7      	str	r7, [r4, r2]
 80095f0:	b107      	cbz	r7, 80095f4 <rshift+0x68>
 80095f2:	3304      	adds	r3, #4
 80095f4:	1b1a      	subs	r2, r3, r4
 80095f6:	42a3      	cmp	r3, r4
 80095f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80095fc:	bf08      	it	eq
 80095fe:	2300      	moveq	r3, #0
 8009600:	6102      	str	r2, [r0, #16]
 8009602:	bf08      	it	eq
 8009604:	6143      	streq	r3, [r0, #20]
 8009606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800960a:	f8dc c000 	ldr.w	ip, [ip]
 800960e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009612:	ea4c 0707 	orr.w	r7, ip, r7
 8009616:	f849 7b04 	str.w	r7, [r9], #4
 800961a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800961e:	40cf      	lsrs	r7, r1
 8009620:	e7da      	b.n	80095d8 <rshift+0x4c>
 8009622:	f851 cb04 	ldr.w	ip, [r1], #4
 8009626:	f847 cf04 	str.w	ip, [r7, #4]!
 800962a:	e7c3      	b.n	80095b4 <rshift+0x28>
 800962c:	4623      	mov	r3, r4
 800962e:	e7e1      	b.n	80095f4 <rshift+0x68>

08009630 <__hexdig_fun>:
 8009630:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009634:	2b09      	cmp	r3, #9
 8009636:	d802      	bhi.n	800963e <__hexdig_fun+0xe>
 8009638:	3820      	subs	r0, #32
 800963a:	b2c0      	uxtb	r0, r0
 800963c:	4770      	bx	lr
 800963e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009642:	2b05      	cmp	r3, #5
 8009644:	d801      	bhi.n	800964a <__hexdig_fun+0x1a>
 8009646:	3847      	subs	r0, #71	; 0x47
 8009648:	e7f7      	b.n	800963a <__hexdig_fun+0xa>
 800964a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800964e:	2b05      	cmp	r3, #5
 8009650:	d801      	bhi.n	8009656 <__hexdig_fun+0x26>
 8009652:	3827      	subs	r0, #39	; 0x27
 8009654:	e7f1      	b.n	800963a <__hexdig_fun+0xa>
 8009656:	2000      	movs	r0, #0
 8009658:	4770      	bx	lr
	...

0800965c <__gethex>:
 800965c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009660:	4617      	mov	r7, r2
 8009662:	680a      	ldr	r2, [r1, #0]
 8009664:	b085      	sub	sp, #20
 8009666:	f102 0b02 	add.w	fp, r2, #2
 800966a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800966e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009672:	4681      	mov	r9, r0
 8009674:	468a      	mov	sl, r1
 8009676:	9302      	str	r3, [sp, #8]
 8009678:	32fe      	adds	r2, #254	; 0xfe
 800967a:	eb02 030b 	add.w	r3, r2, fp
 800967e:	46d8      	mov	r8, fp
 8009680:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009684:	9301      	str	r3, [sp, #4]
 8009686:	2830      	cmp	r0, #48	; 0x30
 8009688:	d0f7      	beq.n	800967a <__gethex+0x1e>
 800968a:	f7ff ffd1 	bl	8009630 <__hexdig_fun>
 800968e:	4604      	mov	r4, r0
 8009690:	2800      	cmp	r0, #0
 8009692:	d138      	bne.n	8009706 <__gethex+0xaa>
 8009694:	49a7      	ldr	r1, [pc, #668]	; (8009934 <__gethex+0x2d8>)
 8009696:	2201      	movs	r2, #1
 8009698:	4640      	mov	r0, r8
 800969a:	f7ff f80d 	bl	80086b8 <strncmp>
 800969e:	4606      	mov	r6, r0
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d169      	bne.n	8009778 <__gethex+0x11c>
 80096a4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80096a8:	465d      	mov	r5, fp
 80096aa:	f7ff ffc1 	bl	8009630 <__hexdig_fun>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d064      	beq.n	800977c <__gethex+0x120>
 80096b2:	465a      	mov	r2, fp
 80096b4:	7810      	ldrb	r0, [r2, #0]
 80096b6:	2830      	cmp	r0, #48	; 0x30
 80096b8:	4690      	mov	r8, r2
 80096ba:	f102 0201 	add.w	r2, r2, #1
 80096be:	d0f9      	beq.n	80096b4 <__gethex+0x58>
 80096c0:	f7ff ffb6 	bl	8009630 <__hexdig_fun>
 80096c4:	2301      	movs	r3, #1
 80096c6:	fab0 f480 	clz	r4, r0
 80096ca:	0964      	lsrs	r4, r4, #5
 80096cc:	465e      	mov	r6, fp
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	4642      	mov	r2, r8
 80096d2:	4615      	mov	r5, r2
 80096d4:	3201      	adds	r2, #1
 80096d6:	7828      	ldrb	r0, [r5, #0]
 80096d8:	f7ff ffaa 	bl	8009630 <__hexdig_fun>
 80096dc:	2800      	cmp	r0, #0
 80096de:	d1f8      	bne.n	80096d2 <__gethex+0x76>
 80096e0:	4994      	ldr	r1, [pc, #592]	; (8009934 <__gethex+0x2d8>)
 80096e2:	2201      	movs	r2, #1
 80096e4:	4628      	mov	r0, r5
 80096e6:	f7fe ffe7 	bl	80086b8 <strncmp>
 80096ea:	b978      	cbnz	r0, 800970c <__gethex+0xb0>
 80096ec:	b946      	cbnz	r6, 8009700 <__gethex+0xa4>
 80096ee:	1c6e      	adds	r6, r5, #1
 80096f0:	4632      	mov	r2, r6
 80096f2:	4615      	mov	r5, r2
 80096f4:	3201      	adds	r2, #1
 80096f6:	7828      	ldrb	r0, [r5, #0]
 80096f8:	f7ff ff9a 	bl	8009630 <__hexdig_fun>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	d1f8      	bne.n	80096f2 <__gethex+0x96>
 8009700:	1b73      	subs	r3, r6, r5
 8009702:	009e      	lsls	r6, r3, #2
 8009704:	e004      	b.n	8009710 <__gethex+0xb4>
 8009706:	2400      	movs	r4, #0
 8009708:	4626      	mov	r6, r4
 800970a:	e7e1      	b.n	80096d0 <__gethex+0x74>
 800970c:	2e00      	cmp	r6, #0
 800970e:	d1f7      	bne.n	8009700 <__gethex+0xa4>
 8009710:	782b      	ldrb	r3, [r5, #0]
 8009712:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009716:	2b50      	cmp	r3, #80	; 0x50
 8009718:	d13d      	bne.n	8009796 <__gethex+0x13a>
 800971a:	786b      	ldrb	r3, [r5, #1]
 800971c:	2b2b      	cmp	r3, #43	; 0x2b
 800971e:	d02f      	beq.n	8009780 <__gethex+0x124>
 8009720:	2b2d      	cmp	r3, #45	; 0x2d
 8009722:	d031      	beq.n	8009788 <__gethex+0x12c>
 8009724:	1c69      	adds	r1, r5, #1
 8009726:	f04f 0b00 	mov.w	fp, #0
 800972a:	7808      	ldrb	r0, [r1, #0]
 800972c:	f7ff ff80 	bl	8009630 <__hexdig_fun>
 8009730:	1e42      	subs	r2, r0, #1
 8009732:	b2d2      	uxtb	r2, r2
 8009734:	2a18      	cmp	r2, #24
 8009736:	d82e      	bhi.n	8009796 <__gethex+0x13a>
 8009738:	f1a0 0210 	sub.w	r2, r0, #16
 800973c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009740:	f7ff ff76 	bl	8009630 <__hexdig_fun>
 8009744:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8009748:	fa5f fc8c 	uxtb.w	ip, ip
 800974c:	f1bc 0f18 	cmp.w	ip, #24
 8009750:	d91d      	bls.n	800978e <__gethex+0x132>
 8009752:	f1bb 0f00 	cmp.w	fp, #0
 8009756:	d000      	beq.n	800975a <__gethex+0xfe>
 8009758:	4252      	negs	r2, r2
 800975a:	4416      	add	r6, r2
 800975c:	f8ca 1000 	str.w	r1, [sl]
 8009760:	b1dc      	cbz	r4, 800979a <__gethex+0x13e>
 8009762:	9b01      	ldr	r3, [sp, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	bf14      	ite	ne
 8009768:	f04f 0800 	movne.w	r8, #0
 800976c:	f04f 0806 	moveq.w	r8, #6
 8009770:	4640      	mov	r0, r8
 8009772:	b005      	add	sp, #20
 8009774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009778:	4645      	mov	r5, r8
 800977a:	4626      	mov	r6, r4
 800977c:	2401      	movs	r4, #1
 800977e:	e7c7      	b.n	8009710 <__gethex+0xb4>
 8009780:	f04f 0b00 	mov.w	fp, #0
 8009784:	1ca9      	adds	r1, r5, #2
 8009786:	e7d0      	b.n	800972a <__gethex+0xce>
 8009788:	f04f 0b01 	mov.w	fp, #1
 800978c:	e7fa      	b.n	8009784 <__gethex+0x128>
 800978e:	230a      	movs	r3, #10
 8009790:	fb03 0002 	mla	r0, r3, r2, r0
 8009794:	e7d0      	b.n	8009738 <__gethex+0xdc>
 8009796:	4629      	mov	r1, r5
 8009798:	e7e0      	b.n	800975c <__gethex+0x100>
 800979a:	eba5 0308 	sub.w	r3, r5, r8
 800979e:	3b01      	subs	r3, #1
 80097a0:	4621      	mov	r1, r4
 80097a2:	2b07      	cmp	r3, #7
 80097a4:	dc0a      	bgt.n	80097bc <__gethex+0x160>
 80097a6:	4648      	mov	r0, r9
 80097a8:	f000 fd14 	bl	800a1d4 <_Balloc>
 80097ac:	4604      	mov	r4, r0
 80097ae:	b940      	cbnz	r0, 80097c2 <__gethex+0x166>
 80097b0:	4b61      	ldr	r3, [pc, #388]	; (8009938 <__gethex+0x2dc>)
 80097b2:	4602      	mov	r2, r0
 80097b4:	21e4      	movs	r1, #228	; 0xe4
 80097b6:	4861      	ldr	r0, [pc, #388]	; (800993c <__gethex+0x2e0>)
 80097b8:	f7ff f84e 	bl	8008858 <__assert_func>
 80097bc:	3101      	adds	r1, #1
 80097be:	105b      	asrs	r3, r3, #1
 80097c0:	e7ef      	b.n	80097a2 <__gethex+0x146>
 80097c2:	f100 0a14 	add.w	sl, r0, #20
 80097c6:	2300      	movs	r3, #0
 80097c8:	495a      	ldr	r1, [pc, #360]	; (8009934 <__gethex+0x2d8>)
 80097ca:	f8cd a004 	str.w	sl, [sp, #4]
 80097ce:	469b      	mov	fp, r3
 80097d0:	45a8      	cmp	r8, r5
 80097d2:	d342      	bcc.n	800985a <__gethex+0x1fe>
 80097d4:	9801      	ldr	r0, [sp, #4]
 80097d6:	f840 bb04 	str.w	fp, [r0], #4
 80097da:	eba0 000a 	sub.w	r0, r0, sl
 80097de:	1080      	asrs	r0, r0, #2
 80097e0:	6120      	str	r0, [r4, #16]
 80097e2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80097e6:	4658      	mov	r0, fp
 80097e8:	f000 fde6 	bl	800a3b8 <__hi0bits>
 80097ec:	683d      	ldr	r5, [r7, #0]
 80097ee:	eba8 0000 	sub.w	r0, r8, r0
 80097f2:	42a8      	cmp	r0, r5
 80097f4:	dd59      	ble.n	80098aa <__gethex+0x24e>
 80097f6:	eba0 0805 	sub.w	r8, r0, r5
 80097fa:	4641      	mov	r1, r8
 80097fc:	4620      	mov	r0, r4
 80097fe:	f001 f975 	bl	800aaec <__any_on>
 8009802:	4683      	mov	fp, r0
 8009804:	b1b8      	cbz	r0, 8009836 <__gethex+0x1da>
 8009806:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800980a:	1159      	asrs	r1, r3, #5
 800980c:	f003 021f 	and.w	r2, r3, #31
 8009810:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009814:	f04f 0b01 	mov.w	fp, #1
 8009818:	fa0b f202 	lsl.w	r2, fp, r2
 800981c:	420a      	tst	r2, r1
 800981e:	d00a      	beq.n	8009836 <__gethex+0x1da>
 8009820:	455b      	cmp	r3, fp
 8009822:	dd06      	ble.n	8009832 <__gethex+0x1d6>
 8009824:	f1a8 0102 	sub.w	r1, r8, #2
 8009828:	4620      	mov	r0, r4
 800982a:	f001 f95f 	bl	800aaec <__any_on>
 800982e:	2800      	cmp	r0, #0
 8009830:	d138      	bne.n	80098a4 <__gethex+0x248>
 8009832:	f04f 0b02 	mov.w	fp, #2
 8009836:	4641      	mov	r1, r8
 8009838:	4620      	mov	r0, r4
 800983a:	f7ff fea7 	bl	800958c <rshift>
 800983e:	4446      	add	r6, r8
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	42b3      	cmp	r3, r6
 8009844:	da41      	bge.n	80098ca <__gethex+0x26e>
 8009846:	4621      	mov	r1, r4
 8009848:	4648      	mov	r0, r9
 800984a:	f000 fd03 	bl	800a254 <_Bfree>
 800984e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009850:	2300      	movs	r3, #0
 8009852:	6013      	str	r3, [r2, #0]
 8009854:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009858:	e78a      	b.n	8009770 <__gethex+0x114>
 800985a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800985e:	2a2e      	cmp	r2, #46	; 0x2e
 8009860:	d014      	beq.n	800988c <__gethex+0x230>
 8009862:	2b20      	cmp	r3, #32
 8009864:	d106      	bne.n	8009874 <__gethex+0x218>
 8009866:	9b01      	ldr	r3, [sp, #4]
 8009868:	f843 bb04 	str.w	fp, [r3], #4
 800986c:	f04f 0b00 	mov.w	fp, #0
 8009870:	9301      	str	r3, [sp, #4]
 8009872:	465b      	mov	r3, fp
 8009874:	7828      	ldrb	r0, [r5, #0]
 8009876:	9303      	str	r3, [sp, #12]
 8009878:	f7ff feda 	bl	8009630 <__hexdig_fun>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	f000 000f 	and.w	r0, r0, #15
 8009882:	4098      	lsls	r0, r3
 8009884:	ea4b 0b00 	orr.w	fp, fp, r0
 8009888:	3304      	adds	r3, #4
 800988a:	e7a1      	b.n	80097d0 <__gethex+0x174>
 800988c:	45a8      	cmp	r8, r5
 800988e:	d8e8      	bhi.n	8009862 <__gethex+0x206>
 8009890:	2201      	movs	r2, #1
 8009892:	4628      	mov	r0, r5
 8009894:	9303      	str	r3, [sp, #12]
 8009896:	f7fe ff0f 	bl	80086b8 <strncmp>
 800989a:	4926      	ldr	r1, [pc, #152]	; (8009934 <__gethex+0x2d8>)
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	2800      	cmp	r0, #0
 80098a0:	d1df      	bne.n	8009862 <__gethex+0x206>
 80098a2:	e795      	b.n	80097d0 <__gethex+0x174>
 80098a4:	f04f 0b03 	mov.w	fp, #3
 80098a8:	e7c5      	b.n	8009836 <__gethex+0x1da>
 80098aa:	da0b      	bge.n	80098c4 <__gethex+0x268>
 80098ac:	eba5 0800 	sub.w	r8, r5, r0
 80098b0:	4621      	mov	r1, r4
 80098b2:	4642      	mov	r2, r8
 80098b4:	4648      	mov	r0, r9
 80098b6:	f000 fee7 	bl	800a688 <__lshift>
 80098ba:	eba6 0608 	sub.w	r6, r6, r8
 80098be:	4604      	mov	r4, r0
 80098c0:	f100 0a14 	add.w	sl, r0, #20
 80098c4:	f04f 0b00 	mov.w	fp, #0
 80098c8:	e7ba      	b.n	8009840 <__gethex+0x1e4>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	42b3      	cmp	r3, r6
 80098ce:	dd73      	ble.n	80099b8 <__gethex+0x35c>
 80098d0:	1b9e      	subs	r6, r3, r6
 80098d2:	42b5      	cmp	r5, r6
 80098d4:	dc34      	bgt.n	8009940 <__gethex+0x2e4>
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2b02      	cmp	r3, #2
 80098da:	d023      	beq.n	8009924 <__gethex+0x2c8>
 80098dc:	2b03      	cmp	r3, #3
 80098de:	d025      	beq.n	800992c <__gethex+0x2d0>
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d115      	bne.n	8009910 <__gethex+0x2b4>
 80098e4:	42b5      	cmp	r5, r6
 80098e6:	d113      	bne.n	8009910 <__gethex+0x2b4>
 80098e8:	2d01      	cmp	r5, #1
 80098ea:	d10b      	bne.n	8009904 <__gethex+0x2a8>
 80098ec:	9a02      	ldr	r2, [sp, #8]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	2301      	movs	r3, #1
 80098f4:	6123      	str	r3, [r4, #16]
 80098f6:	f8ca 3000 	str.w	r3, [sl]
 80098fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098fc:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009900:	601c      	str	r4, [r3, #0]
 8009902:	e735      	b.n	8009770 <__gethex+0x114>
 8009904:	1e69      	subs	r1, r5, #1
 8009906:	4620      	mov	r0, r4
 8009908:	f001 f8f0 	bl	800aaec <__any_on>
 800990c:	2800      	cmp	r0, #0
 800990e:	d1ed      	bne.n	80098ec <__gethex+0x290>
 8009910:	4621      	mov	r1, r4
 8009912:	4648      	mov	r0, r9
 8009914:	f000 fc9e 	bl	800a254 <_Bfree>
 8009918:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800991a:	2300      	movs	r3, #0
 800991c:	6013      	str	r3, [r2, #0]
 800991e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009922:	e725      	b.n	8009770 <__gethex+0x114>
 8009924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1f2      	bne.n	8009910 <__gethex+0x2b4>
 800992a:	e7df      	b.n	80098ec <__gethex+0x290>
 800992c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1dc      	bne.n	80098ec <__gethex+0x290>
 8009932:	e7ed      	b.n	8009910 <__gethex+0x2b4>
 8009934:	0800e178 	.word	0x0800e178
 8009938:	0800e410 	.word	0x0800e410
 800993c:	0800e421 	.word	0x0800e421
 8009940:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8009944:	f1bb 0f00 	cmp.w	fp, #0
 8009948:	d133      	bne.n	80099b2 <__gethex+0x356>
 800994a:	f1b8 0f00 	cmp.w	r8, #0
 800994e:	d004      	beq.n	800995a <__gethex+0x2fe>
 8009950:	4641      	mov	r1, r8
 8009952:	4620      	mov	r0, r4
 8009954:	f001 f8ca 	bl	800aaec <__any_on>
 8009958:	4683      	mov	fp, r0
 800995a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800995e:	2301      	movs	r3, #1
 8009960:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009964:	f008 081f 	and.w	r8, r8, #31
 8009968:	fa03 f308 	lsl.w	r3, r3, r8
 800996c:	4213      	tst	r3, r2
 800996e:	4631      	mov	r1, r6
 8009970:	4620      	mov	r0, r4
 8009972:	bf18      	it	ne
 8009974:	f04b 0b02 	orrne.w	fp, fp, #2
 8009978:	1bad      	subs	r5, r5, r6
 800997a:	f7ff fe07 	bl	800958c <rshift>
 800997e:	687e      	ldr	r6, [r7, #4]
 8009980:	f04f 0802 	mov.w	r8, #2
 8009984:	f1bb 0f00 	cmp.w	fp, #0
 8009988:	d04a      	beq.n	8009a20 <__gethex+0x3c4>
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b02      	cmp	r3, #2
 800998e:	d016      	beq.n	80099be <__gethex+0x362>
 8009990:	2b03      	cmp	r3, #3
 8009992:	d018      	beq.n	80099c6 <__gethex+0x36a>
 8009994:	2b01      	cmp	r3, #1
 8009996:	d109      	bne.n	80099ac <__gethex+0x350>
 8009998:	f01b 0f02 	tst.w	fp, #2
 800999c:	d006      	beq.n	80099ac <__gethex+0x350>
 800999e:	f8da 3000 	ldr.w	r3, [sl]
 80099a2:	ea4b 0b03 	orr.w	fp, fp, r3
 80099a6:	f01b 0f01 	tst.w	fp, #1
 80099aa:	d10f      	bne.n	80099cc <__gethex+0x370>
 80099ac:	f048 0810 	orr.w	r8, r8, #16
 80099b0:	e036      	b.n	8009a20 <__gethex+0x3c4>
 80099b2:	f04f 0b01 	mov.w	fp, #1
 80099b6:	e7d0      	b.n	800995a <__gethex+0x2fe>
 80099b8:	f04f 0801 	mov.w	r8, #1
 80099bc:	e7e2      	b.n	8009984 <__gethex+0x328>
 80099be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099c0:	f1c3 0301 	rsb	r3, r3, #1
 80099c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80099c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d0ef      	beq.n	80099ac <__gethex+0x350>
 80099cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80099d0:	f104 0214 	add.w	r2, r4, #20
 80099d4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80099d8:	9301      	str	r3, [sp, #4]
 80099da:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80099de:	2300      	movs	r3, #0
 80099e0:	4694      	mov	ip, r2
 80099e2:	f852 1b04 	ldr.w	r1, [r2], #4
 80099e6:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 80099ea:	d01e      	beq.n	8009a2a <__gethex+0x3ce>
 80099ec:	3101      	adds	r1, #1
 80099ee:	f8cc 1000 	str.w	r1, [ip]
 80099f2:	f1b8 0f02 	cmp.w	r8, #2
 80099f6:	f104 0214 	add.w	r2, r4, #20
 80099fa:	d13d      	bne.n	8009a78 <__gethex+0x41c>
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	3b01      	subs	r3, #1
 8009a00:	42ab      	cmp	r3, r5
 8009a02:	d10b      	bne.n	8009a1c <__gethex+0x3c0>
 8009a04:	1169      	asrs	r1, r5, #5
 8009a06:	2301      	movs	r3, #1
 8009a08:	f005 051f 	and.w	r5, r5, #31
 8009a0c:	fa03 f505 	lsl.w	r5, r3, r5
 8009a10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a14:	421d      	tst	r5, r3
 8009a16:	bf18      	it	ne
 8009a18:	f04f 0801 	movne.w	r8, #1
 8009a1c:	f048 0820 	orr.w	r8, r8, #32
 8009a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a22:	601c      	str	r4, [r3, #0]
 8009a24:	9b02      	ldr	r3, [sp, #8]
 8009a26:	601e      	str	r6, [r3, #0]
 8009a28:	e6a2      	b.n	8009770 <__gethex+0x114>
 8009a2a:	4290      	cmp	r0, r2
 8009a2c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009a30:	d8d6      	bhi.n	80099e0 <__gethex+0x384>
 8009a32:	68a2      	ldr	r2, [r4, #8]
 8009a34:	4593      	cmp	fp, r2
 8009a36:	db17      	blt.n	8009a68 <__gethex+0x40c>
 8009a38:	6861      	ldr	r1, [r4, #4]
 8009a3a:	4648      	mov	r0, r9
 8009a3c:	3101      	adds	r1, #1
 8009a3e:	f000 fbc9 	bl	800a1d4 <_Balloc>
 8009a42:	4682      	mov	sl, r0
 8009a44:	b918      	cbnz	r0, 8009a4e <__gethex+0x3f2>
 8009a46:	4b1b      	ldr	r3, [pc, #108]	; (8009ab4 <__gethex+0x458>)
 8009a48:	4602      	mov	r2, r0
 8009a4a:	2184      	movs	r1, #132	; 0x84
 8009a4c:	e6b3      	b.n	80097b6 <__gethex+0x15a>
 8009a4e:	6922      	ldr	r2, [r4, #16]
 8009a50:	3202      	adds	r2, #2
 8009a52:	f104 010c 	add.w	r1, r4, #12
 8009a56:	0092      	lsls	r2, r2, #2
 8009a58:	300c      	adds	r0, #12
 8009a5a:	f7fe fee7 	bl	800882c <memcpy>
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4648      	mov	r0, r9
 8009a62:	f000 fbf7 	bl	800a254 <_Bfree>
 8009a66:	4654      	mov	r4, sl
 8009a68:	6922      	ldr	r2, [r4, #16]
 8009a6a:	1c51      	adds	r1, r2, #1
 8009a6c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009a70:	6121      	str	r1, [r4, #16]
 8009a72:	2101      	movs	r1, #1
 8009a74:	6151      	str	r1, [r2, #20]
 8009a76:	e7bc      	b.n	80099f2 <__gethex+0x396>
 8009a78:	6921      	ldr	r1, [r4, #16]
 8009a7a:	4559      	cmp	r1, fp
 8009a7c:	dd0b      	ble.n	8009a96 <__gethex+0x43a>
 8009a7e:	2101      	movs	r1, #1
 8009a80:	4620      	mov	r0, r4
 8009a82:	f7ff fd83 	bl	800958c <rshift>
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	3601      	adds	r6, #1
 8009a8a:	42b3      	cmp	r3, r6
 8009a8c:	f6ff aedb 	blt.w	8009846 <__gethex+0x1ea>
 8009a90:	f04f 0801 	mov.w	r8, #1
 8009a94:	e7c2      	b.n	8009a1c <__gethex+0x3c0>
 8009a96:	f015 051f 	ands.w	r5, r5, #31
 8009a9a:	d0f9      	beq.n	8009a90 <__gethex+0x434>
 8009a9c:	9b01      	ldr	r3, [sp, #4]
 8009a9e:	441a      	add	r2, r3
 8009aa0:	f1c5 0520 	rsb	r5, r5, #32
 8009aa4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009aa8:	f000 fc86 	bl	800a3b8 <__hi0bits>
 8009aac:	42a8      	cmp	r0, r5
 8009aae:	dbe6      	blt.n	8009a7e <__gethex+0x422>
 8009ab0:	e7ee      	b.n	8009a90 <__gethex+0x434>
 8009ab2:	bf00      	nop
 8009ab4:	0800e410 	.word	0x0800e410

08009ab8 <L_shift>:
 8009ab8:	f1c2 0208 	rsb	r2, r2, #8
 8009abc:	0092      	lsls	r2, r2, #2
 8009abe:	b570      	push	{r4, r5, r6, lr}
 8009ac0:	f1c2 0620 	rsb	r6, r2, #32
 8009ac4:	6843      	ldr	r3, [r0, #4]
 8009ac6:	6804      	ldr	r4, [r0, #0]
 8009ac8:	fa03 f506 	lsl.w	r5, r3, r6
 8009acc:	432c      	orrs	r4, r5
 8009ace:	40d3      	lsrs	r3, r2
 8009ad0:	6004      	str	r4, [r0, #0]
 8009ad2:	f840 3f04 	str.w	r3, [r0, #4]!
 8009ad6:	4288      	cmp	r0, r1
 8009ad8:	d3f4      	bcc.n	8009ac4 <L_shift+0xc>
 8009ada:	bd70      	pop	{r4, r5, r6, pc}

08009adc <__match>:
 8009adc:	b530      	push	{r4, r5, lr}
 8009ade:	6803      	ldr	r3, [r0, #0]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ae6:	b914      	cbnz	r4, 8009aee <__match+0x12>
 8009ae8:	6003      	str	r3, [r0, #0]
 8009aea:	2001      	movs	r0, #1
 8009aec:	bd30      	pop	{r4, r5, pc}
 8009aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009af2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009af6:	2d19      	cmp	r5, #25
 8009af8:	bf98      	it	ls
 8009afa:	3220      	addls	r2, #32
 8009afc:	42a2      	cmp	r2, r4
 8009afe:	d0f0      	beq.n	8009ae2 <__match+0x6>
 8009b00:	2000      	movs	r0, #0
 8009b02:	e7f3      	b.n	8009aec <__match+0x10>

08009b04 <__hexnan>:
 8009b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b08:	680b      	ldr	r3, [r1, #0]
 8009b0a:	6801      	ldr	r1, [r0, #0]
 8009b0c:	115e      	asrs	r6, r3, #5
 8009b0e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009b12:	f013 031f 	ands.w	r3, r3, #31
 8009b16:	b087      	sub	sp, #28
 8009b18:	bf18      	it	ne
 8009b1a:	3604      	addne	r6, #4
 8009b1c:	2500      	movs	r5, #0
 8009b1e:	1f37      	subs	r7, r6, #4
 8009b20:	4682      	mov	sl, r0
 8009b22:	4690      	mov	r8, r2
 8009b24:	9301      	str	r3, [sp, #4]
 8009b26:	f846 5c04 	str.w	r5, [r6, #-4]
 8009b2a:	46b9      	mov	r9, r7
 8009b2c:	463c      	mov	r4, r7
 8009b2e:	9502      	str	r5, [sp, #8]
 8009b30:	46ab      	mov	fp, r5
 8009b32:	784a      	ldrb	r2, [r1, #1]
 8009b34:	1c4b      	adds	r3, r1, #1
 8009b36:	9303      	str	r3, [sp, #12]
 8009b38:	b342      	cbz	r2, 8009b8c <__hexnan+0x88>
 8009b3a:	4610      	mov	r0, r2
 8009b3c:	9105      	str	r1, [sp, #20]
 8009b3e:	9204      	str	r2, [sp, #16]
 8009b40:	f7ff fd76 	bl	8009630 <__hexdig_fun>
 8009b44:	2800      	cmp	r0, #0
 8009b46:	d14f      	bne.n	8009be8 <__hexnan+0xe4>
 8009b48:	9a04      	ldr	r2, [sp, #16]
 8009b4a:	9905      	ldr	r1, [sp, #20]
 8009b4c:	2a20      	cmp	r2, #32
 8009b4e:	d818      	bhi.n	8009b82 <__hexnan+0x7e>
 8009b50:	9b02      	ldr	r3, [sp, #8]
 8009b52:	459b      	cmp	fp, r3
 8009b54:	dd13      	ble.n	8009b7e <__hexnan+0x7a>
 8009b56:	454c      	cmp	r4, r9
 8009b58:	d206      	bcs.n	8009b68 <__hexnan+0x64>
 8009b5a:	2d07      	cmp	r5, #7
 8009b5c:	dc04      	bgt.n	8009b68 <__hexnan+0x64>
 8009b5e:	462a      	mov	r2, r5
 8009b60:	4649      	mov	r1, r9
 8009b62:	4620      	mov	r0, r4
 8009b64:	f7ff ffa8 	bl	8009ab8 <L_shift>
 8009b68:	4544      	cmp	r4, r8
 8009b6a:	d950      	bls.n	8009c0e <__hexnan+0x10a>
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f1a4 0904 	sub.w	r9, r4, #4
 8009b72:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b76:	f8cd b008 	str.w	fp, [sp, #8]
 8009b7a:	464c      	mov	r4, r9
 8009b7c:	461d      	mov	r5, r3
 8009b7e:	9903      	ldr	r1, [sp, #12]
 8009b80:	e7d7      	b.n	8009b32 <__hexnan+0x2e>
 8009b82:	2a29      	cmp	r2, #41	; 0x29
 8009b84:	d155      	bne.n	8009c32 <__hexnan+0x12e>
 8009b86:	3102      	adds	r1, #2
 8009b88:	f8ca 1000 	str.w	r1, [sl]
 8009b8c:	f1bb 0f00 	cmp.w	fp, #0
 8009b90:	d04f      	beq.n	8009c32 <__hexnan+0x12e>
 8009b92:	454c      	cmp	r4, r9
 8009b94:	d206      	bcs.n	8009ba4 <__hexnan+0xa0>
 8009b96:	2d07      	cmp	r5, #7
 8009b98:	dc04      	bgt.n	8009ba4 <__hexnan+0xa0>
 8009b9a:	462a      	mov	r2, r5
 8009b9c:	4649      	mov	r1, r9
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	f7ff ff8a 	bl	8009ab8 <L_shift>
 8009ba4:	4544      	cmp	r4, r8
 8009ba6:	d934      	bls.n	8009c12 <__hexnan+0x10e>
 8009ba8:	f1a8 0204 	sub.w	r2, r8, #4
 8009bac:	4623      	mov	r3, r4
 8009bae:	f853 1b04 	ldr.w	r1, [r3], #4
 8009bb2:	f842 1f04 	str.w	r1, [r2, #4]!
 8009bb6:	429f      	cmp	r7, r3
 8009bb8:	d2f9      	bcs.n	8009bae <__hexnan+0xaa>
 8009bba:	1b3b      	subs	r3, r7, r4
 8009bbc:	f023 0303 	bic.w	r3, r3, #3
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	3e03      	subs	r6, #3
 8009bc4:	3401      	adds	r4, #1
 8009bc6:	42a6      	cmp	r6, r4
 8009bc8:	bf38      	it	cc
 8009bca:	2304      	movcc	r3, #4
 8009bcc:	4443      	add	r3, r8
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f843 2b04 	str.w	r2, [r3], #4
 8009bd4:	429f      	cmp	r7, r3
 8009bd6:	d2fb      	bcs.n	8009bd0 <__hexnan+0xcc>
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	b91b      	cbnz	r3, 8009be4 <__hexnan+0xe0>
 8009bdc:	4547      	cmp	r7, r8
 8009bde:	d126      	bne.n	8009c2e <__hexnan+0x12a>
 8009be0:	2301      	movs	r3, #1
 8009be2:	603b      	str	r3, [r7, #0]
 8009be4:	2005      	movs	r0, #5
 8009be6:	e025      	b.n	8009c34 <__hexnan+0x130>
 8009be8:	3501      	adds	r5, #1
 8009bea:	2d08      	cmp	r5, #8
 8009bec:	f10b 0b01 	add.w	fp, fp, #1
 8009bf0:	dd06      	ble.n	8009c00 <__hexnan+0xfc>
 8009bf2:	4544      	cmp	r4, r8
 8009bf4:	d9c3      	bls.n	8009b7e <__hexnan+0x7a>
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009bfc:	2501      	movs	r5, #1
 8009bfe:	3c04      	subs	r4, #4
 8009c00:	6822      	ldr	r2, [r4, #0]
 8009c02:	f000 000f 	and.w	r0, r0, #15
 8009c06:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009c0a:	6020      	str	r0, [r4, #0]
 8009c0c:	e7b7      	b.n	8009b7e <__hexnan+0x7a>
 8009c0e:	2508      	movs	r5, #8
 8009c10:	e7b5      	b.n	8009b7e <__hexnan+0x7a>
 8009c12:	9b01      	ldr	r3, [sp, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d0df      	beq.n	8009bd8 <__hexnan+0xd4>
 8009c18:	f1c3 0320 	rsb	r3, r3, #32
 8009c1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c20:	40da      	lsrs	r2, r3
 8009c22:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009c26:	4013      	ands	r3, r2
 8009c28:	f846 3c04 	str.w	r3, [r6, #-4]
 8009c2c:	e7d4      	b.n	8009bd8 <__hexnan+0xd4>
 8009c2e:	3f04      	subs	r7, #4
 8009c30:	e7d2      	b.n	8009bd8 <__hexnan+0xd4>
 8009c32:	2004      	movs	r0, #4
 8009c34:	b007      	add	sp, #28
 8009c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009c3a <__ssputs_r>:
 8009c3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c3e:	688e      	ldr	r6, [r1, #8]
 8009c40:	461f      	mov	r7, r3
 8009c42:	42be      	cmp	r6, r7
 8009c44:	680b      	ldr	r3, [r1, #0]
 8009c46:	4682      	mov	sl, r0
 8009c48:	460c      	mov	r4, r1
 8009c4a:	4690      	mov	r8, r2
 8009c4c:	d82c      	bhi.n	8009ca8 <__ssputs_r+0x6e>
 8009c4e:	898a      	ldrh	r2, [r1, #12]
 8009c50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c54:	d026      	beq.n	8009ca4 <__ssputs_r+0x6a>
 8009c56:	6965      	ldr	r5, [r4, #20]
 8009c58:	6909      	ldr	r1, [r1, #16]
 8009c5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c5e:	eba3 0901 	sub.w	r9, r3, r1
 8009c62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c66:	1c7b      	adds	r3, r7, #1
 8009c68:	444b      	add	r3, r9
 8009c6a:	106d      	asrs	r5, r5, #1
 8009c6c:	429d      	cmp	r5, r3
 8009c6e:	bf38      	it	cc
 8009c70:	461d      	movcc	r5, r3
 8009c72:	0553      	lsls	r3, r2, #21
 8009c74:	d527      	bpl.n	8009cc6 <__ssputs_r+0x8c>
 8009c76:	4629      	mov	r1, r5
 8009c78:	f000 f960 	bl	8009f3c <_malloc_r>
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	b360      	cbz	r0, 8009cda <__ssputs_r+0xa0>
 8009c80:	6921      	ldr	r1, [r4, #16]
 8009c82:	464a      	mov	r2, r9
 8009c84:	f7fe fdd2 	bl	800882c <memcpy>
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c92:	81a3      	strh	r3, [r4, #12]
 8009c94:	6126      	str	r6, [r4, #16]
 8009c96:	6165      	str	r5, [r4, #20]
 8009c98:	444e      	add	r6, r9
 8009c9a:	eba5 0509 	sub.w	r5, r5, r9
 8009c9e:	6026      	str	r6, [r4, #0]
 8009ca0:	60a5      	str	r5, [r4, #8]
 8009ca2:	463e      	mov	r6, r7
 8009ca4:	42be      	cmp	r6, r7
 8009ca6:	d900      	bls.n	8009caa <__ssputs_r+0x70>
 8009ca8:	463e      	mov	r6, r7
 8009caa:	6820      	ldr	r0, [r4, #0]
 8009cac:	4632      	mov	r2, r6
 8009cae:	4641      	mov	r1, r8
 8009cb0:	f000 ffce 	bl	800ac50 <memmove>
 8009cb4:	68a3      	ldr	r3, [r4, #8]
 8009cb6:	1b9b      	subs	r3, r3, r6
 8009cb8:	60a3      	str	r3, [r4, #8]
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	4433      	add	r3, r6
 8009cbe:	6023      	str	r3, [r4, #0]
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc6:	462a      	mov	r2, r5
 8009cc8:	f000 ff86 	bl	800abd8 <_realloc_r>
 8009ccc:	4606      	mov	r6, r0
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d1e0      	bne.n	8009c94 <__ssputs_r+0x5a>
 8009cd2:	6921      	ldr	r1, [r4, #16]
 8009cd4:	4650      	mov	r0, sl
 8009cd6:	f001 f849 	bl	800ad6c <_free_r>
 8009cda:	230c      	movs	r3, #12
 8009cdc:	f8ca 3000 	str.w	r3, [sl]
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ce6:	81a3      	strh	r3, [r4, #12]
 8009ce8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cec:	e7e9      	b.n	8009cc2 <__ssputs_r+0x88>
	...

08009cf0 <_svfiprintf_r>:
 8009cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	4698      	mov	r8, r3
 8009cf6:	898b      	ldrh	r3, [r1, #12]
 8009cf8:	061b      	lsls	r3, r3, #24
 8009cfa:	b09d      	sub	sp, #116	; 0x74
 8009cfc:	4607      	mov	r7, r0
 8009cfe:	460d      	mov	r5, r1
 8009d00:	4614      	mov	r4, r2
 8009d02:	d50e      	bpl.n	8009d22 <_svfiprintf_r+0x32>
 8009d04:	690b      	ldr	r3, [r1, #16]
 8009d06:	b963      	cbnz	r3, 8009d22 <_svfiprintf_r+0x32>
 8009d08:	2140      	movs	r1, #64	; 0x40
 8009d0a:	f000 f917 	bl	8009f3c <_malloc_r>
 8009d0e:	6028      	str	r0, [r5, #0]
 8009d10:	6128      	str	r0, [r5, #16]
 8009d12:	b920      	cbnz	r0, 8009d1e <_svfiprintf_r+0x2e>
 8009d14:	230c      	movs	r3, #12
 8009d16:	603b      	str	r3, [r7, #0]
 8009d18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d1c:	e0d0      	b.n	8009ec0 <_svfiprintf_r+0x1d0>
 8009d1e:	2340      	movs	r3, #64	; 0x40
 8009d20:	616b      	str	r3, [r5, #20]
 8009d22:	2300      	movs	r3, #0
 8009d24:	9309      	str	r3, [sp, #36]	; 0x24
 8009d26:	2320      	movs	r3, #32
 8009d28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d30:	2330      	movs	r3, #48	; 0x30
 8009d32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009ed8 <_svfiprintf_r+0x1e8>
 8009d36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d3a:	f04f 0901 	mov.w	r9, #1
 8009d3e:	4623      	mov	r3, r4
 8009d40:	469a      	mov	sl, r3
 8009d42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d46:	b10a      	cbz	r2, 8009d4c <_svfiprintf_r+0x5c>
 8009d48:	2a25      	cmp	r2, #37	; 0x25
 8009d4a:	d1f9      	bne.n	8009d40 <_svfiprintf_r+0x50>
 8009d4c:	ebba 0b04 	subs.w	fp, sl, r4
 8009d50:	d00b      	beq.n	8009d6a <_svfiprintf_r+0x7a>
 8009d52:	465b      	mov	r3, fp
 8009d54:	4622      	mov	r2, r4
 8009d56:	4629      	mov	r1, r5
 8009d58:	4638      	mov	r0, r7
 8009d5a:	f7ff ff6e 	bl	8009c3a <__ssputs_r>
 8009d5e:	3001      	adds	r0, #1
 8009d60:	f000 80a9 	beq.w	8009eb6 <_svfiprintf_r+0x1c6>
 8009d64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d66:	445a      	add	r2, fp
 8009d68:	9209      	str	r2, [sp, #36]	; 0x24
 8009d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	f000 80a1 	beq.w	8009eb6 <_svfiprintf_r+0x1c6>
 8009d74:	2300      	movs	r3, #0
 8009d76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d7e:	f10a 0a01 	add.w	sl, sl, #1
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	9307      	str	r3, [sp, #28]
 8009d86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d8a:	931a      	str	r3, [sp, #104]	; 0x68
 8009d8c:	4654      	mov	r4, sl
 8009d8e:	2205      	movs	r2, #5
 8009d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d94:	4850      	ldr	r0, [pc, #320]	; (8009ed8 <_svfiprintf_r+0x1e8>)
 8009d96:	f7f6 fa1b 	bl	80001d0 <memchr>
 8009d9a:	9a04      	ldr	r2, [sp, #16]
 8009d9c:	b9d8      	cbnz	r0, 8009dd6 <_svfiprintf_r+0xe6>
 8009d9e:	06d0      	lsls	r0, r2, #27
 8009da0:	bf44      	itt	mi
 8009da2:	2320      	movmi	r3, #32
 8009da4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009da8:	0711      	lsls	r1, r2, #28
 8009daa:	bf44      	itt	mi
 8009dac:	232b      	movmi	r3, #43	; 0x2b
 8009dae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009db2:	f89a 3000 	ldrb.w	r3, [sl]
 8009db6:	2b2a      	cmp	r3, #42	; 0x2a
 8009db8:	d015      	beq.n	8009de6 <_svfiprintf_r+0xf6>
 8009dba:	9a07      	ldr	r2, [sp, #28]
 8009dbc:	4654      	mov	r4, sl
 8009dbe:	2000      	movs	r0, #0
 8009dc0:	f04f 0c0a 	mov.w	ip, #10
 8009dc4:	4621      	mov	r1, r4
 8009dc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dca:	3b30      	subs	r3, #48	; 0x30
 8009dcc:	2b09      	cmp	r3, #9
 8009dce:	d94d      	bls.n	8009e6c <_svfiprintf_r+0x17c>
 8009dd0:	b1b0      	cbz	r0, 8009e00 <_svfiprintf_r+0x110>
 8009dd2:	9207      	str	r2, [sp, #28]
 8009dd4:	e014      	b.n	8009e00 <_svfiprintf_r+0x110>
 8009dd6:	eba0 0308 	sub.w	r3, r0, r8
 8009dda:	fa09 f303 	lsl.w	r3, r9, r3
 8009dde:	4313      	orrs	r3, r2
 8009de0:	9304      	str	r3, [sp, #16]
 8009de2:	46a2      	mov	sl, r4
 8009de4:	e7d2      	b.n	8009d8c <_svfiprintf_r+0x9c>
 8009de6:	9b03      	ldr	r3, [sp, #12]
 8009de8:	1d19      	adds	r1, r3, #4
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	9103      	str	r1, [sp, #12]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	bfbb      	ittet	lt
 8009df2:	425b      	neglt	r3, r3
 8009df4:	f042 0202 	orrlt.w	r2, r2, #2
 8009df8:	9307      	strge	r3, [sp, #28]
 8009dfa:	9307      	strlt	r3, [sp, #28]
 8009dfc:	bfb8      	it	lt
 8009dfe:	9204      	strlt	r2, [sp, #16]
 8009e00:	7823      	ldrb	r3, [r4, #0]
 8009e02:	2b2e      	cmp	r3, #46	; 0x2e
 8009e04:	d10c      	bne.n	8009e20 <_svfiprintf_r+0x130>
 8009e06:	7863      	ldrb	r3, [r4, #1]
 8009e08:	2b2a      	cmp	r3, #42	; 0x2a
 8009e0a:	d134      	bne.n	8009e76 <_svfiprintf_r+0x186>
 8009e0c:	9b03      	ldr	r3, [sp, #12]
 8009e0e:	1d1a      	adds	r2, r3, #4
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	9203      	str	r2, [sp, #12]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	bfb8      	it	lt
 8009e18:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009e1c:	3402      	adds	r4, #2
 8009e1e:	9305      	str	r3, [sp, #20]
 8009e20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009ee8 <_svfiprintf_r+0x1f8>
 8009e24:	7821      	ldrb	r1, [r4, #0]
 8009e26:	2203      	movs	r2, #3
 8009e28:	4650      	mov	r0, sl
 8009e2a:	f7f6 f9d1 	bl	80001d0 <memchr>
 8009e2e:	b138      	cbz	r0, 8009e40 <_svfiprintf_r+0x150>
 8009e30:	9b04      	ldr	r3, [sp, #16]
 8009e32:	eba0 000a 	sub.w	r0, r0, sl
 8009e36:	2240      	movs	r2, #64	; 0x40
 8009e38:	4082      	lsls	r2, r0
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	3401      	adds	r4, #1
 8009e3e:	9304      	str	r3, [sp, #16]
 8009e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e44:	4825      	ldr	r0, [pc, #148]	; (8009edc <_svfiprintf_r+0x1ec>)
 8009e46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e4a:	2206      	movs	r2, #6
 8009e4c:	f7f6 f9c0 	bl	80001d0 <memchr>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d038      	beq.n	8009ec6 <_svfiprintf_r+0x1d6>
 8009e54:	4b22      	ldr	r3, [pc, #136]	; (8009ee0 <_svfiprintf_r+0x1f0>)
 8009e56:	bb1b      	cbnz	r3, 8009ea0 <_svfiprintf_r+0x1b0>
 8009e58:	9b03      	ldr	r3, [sp, #12]
 8009e5a:	3307      	adds	r3, #7
 8009e5c:	f023 0307 	bic.w	r3, r3, #7
 8009e60:	3308      	adds	r3, #8
 8009e62:	9303      	str	r3, [sp, #12]
 8009e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e66:	4433      	add	r3, r6
 8009e68:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6a:	e768      	b.n	8009d3e <_svfiprintf_r+0x4e>
 8009e6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e70:	460c      	mov	r4, r1
 8009e72:	2001      	movs	r0, #1
 8009e74:	e7a6      	b.n	8009dc4 <_svfiprintf_r+0xd4>
 8009e76:	2300      	movs	r3, #0
 8009e78:	3401      	adds	r4, #1
 8009e7a:	9305      	str	r3, [sp, #20]
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	f04f 0c0a 	mov.w	ip, #10
 8009e82:	4620      	mov	r0, r4
 8009e84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e88:	3a30      	subs	r2, #48	; 0x30
 8009e8a:	2a09      	cmp	r2, #9
 8009e8c:	d903      	bls.n	8009e96 <_svfiprintf_r+0x1a6>
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d0c6      	beq.n	8009e20 <_svfiprintf_r+0x130>
 8009e92:	9105      	str	r1, [sp, #20]
 8009e94:	e7c4      	b.n	8009e20 <_svfiprintf_r+0x130>
 8009e96:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e7f0      	b.n	8009e82 <_svfiprintf_r+0x192>
 8009ea0:	ab03      	add	r3, sp, #12
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	462a      	mov	r2, r5
 8009ea6:	4b0f      	ldr	r3, [pc, #60]	; (8009ee4 <_svfiprintf_r+0x1f4>)
 8009ea8:	a904      	add	r1, sp, #16
 8009eaa:	4638      	mov	r0, r7
 8009eac:	f7fd f912 	bl	80070d4 <_printf_float>
 8009eb0:	1c42      	adds	r2, r0, #1
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	d1d6      	bne.n	8009e64 <_svfiprintf_r+0x174>
 8009eb6:	89ab      	ldrh	r3, [r5, #12]
 8009eb8:	065b      	lsls	r3, r3, #25
 8009eba:	f53f af2d 	bmi.w	8009d18 <_svfiprintf_r+0x28>
 8009ebe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ec0:	b01d      	add	sp, #116	; 0x74
 8009ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec6:	ab03      	add	r3, sp, #12
 8009ec8:	9300      	str	r3, [sp, #0]
 8009eca:	462a      	mov	r2, r5
 8009ecc:	4b05      	ldr	r3, [pc, #20]	; (8009ee4 <_svfiprintf_r+0x1f4>)
 8009ece:	a904      	add	r1, sp, #16
 8009ed0:	4638      	mov	r0, r7
 8009ed2:	f7fd fba3 	bl	800761c <_printf_i>
 8009ed6:	e7eb      	b.n	8009eb0 <_svfiprintf_r+0x1c0>
 8009ed8:	0800e481 	.word	0x0800e481
 8009edc:	0800e48b 	.word	0x0800e48b
 8009ee0:	080070d5 	.word	0x080070d5
 8009ee4:	08009c3b 	.word	0x08009c3b
 8009ee8:	0800e487 	.word	0x0800e487

08009eec <malloc>:
 8009eec:	4b02      	ldr	r3, [pc, #8]	; (8009ef8 <malloc+0xc>)
 8009eee:	4601      	mov	r1, r0
 8009ef0:	6818      	ldr	r0, [r3, #0]
 8009ef2:	f000 b823 	b.w	8009f3c <_malloc_r>
 8009ef6:	bf00      	nop
 8009ef8:	200001f4 	.word	0x200001f4

08009efc <sbrk_aligned>:
 8009efc:	b570      	push	{r4, r5, r6, lr}
 8009efe:	4e0e      	ldr	r6, [pc, #56]	; (8009f38 <sbrk_aligned+0x3c>)
 8009f00:	460c      	mov	r4, r1
 8009f02:	6831      	ldr	r1, [r6, #0]
 8009f04:	4605      	mov	r5, r0
 8009f06:	b911      	cbnz	r1, 8009f0e <sbrk_aligned+0x12>
 8009f08:	f000 fef0 	bl	800acec <_sbrk_r>
 8009f0c:	6030      	str	r0, [r6, #0]
 8009f0e:	4621      	mov	r1, r4
 8009f10:	4628      	mov	r0, r5
 8009f12:	f000 feeb 	bl	800acec <_sbrk_r>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	d00a      	beq.n	8009f30 <sbrk_aligned+0x34>
 8009f1a:	1cc4      	adds	r4, r0, #3
 8009f1c:	f024 0403 	bic.w	r4, r4, #3
 8009f20:	42a0      	cmp	r0, r4
 8009f22:	d007      	beq.n	8009f34 <sbrk_aligned+0x38>
 8009f24:	1a21      	subs	r1, r4, r0
 8009f26:	4628      	mov	r0, r5
 8009f28:	f000 fee0 	bl	800acec <_sbrk_r>
 8009f2c:	3001      	adds	r0, #1
 8009f2e:	d101      	bne.n	8009f34 <sbrk_aligned+0x38>
 8009f30:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009f34:	4620      	mov	r0, r4
 8009f36:	bd70      	pop	{r4, r5, r6, pc}
 8009f38:	20000fb4 	.word	0x20000fb4

08009f3c <_malloc_r>:
 8009f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f40:	1ccd      	adds	r5, r1, #3
 8009f42:	f025 0503 	bic.w	r5, r5, #3
 8009f46:	3508      	adds	r5, #8
 8009f48:	2d0c      	cmp	r5, #12
 8009f4a:	bf38      	it	cc
 8009f4c:	250c      	movcc	r5, #12
 8009f4e:	2d00      	cmp	r5, #0
 8009f50:	4607      	mov	r7, r0
 8009f52:	db01      	blt.n	8009f58 <_malloc_r+0x1c>
 8009f54:	42a9      	cmp	r1, r5
 8009f56:	d905      	bls.n	8009f64 <_malloc_r+0x28>
 8009f58:	230c      	movs	r3, #12
 8009f5a:	603b      	str	r3, [r7, #0]
 8009f5c:	2600      	movs	r6, #0
 8009f5e:	4630      	mov	r0, r6
 8009f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a038 <_malloc_r+0xfc>
 8009f68:	f000 f928 	bl	800a1bc <__malloc_lock>
 8009f6c:	f8d8 3000 	ldr.w	r3, [r8]
 8009f70:	461c      	mov	r4, r3
 8009f72:	bb5c      	cbnz	r4, 8009fcc <_malloc_r+0x90>
 8009f74:	4629      	mov	r1, r5
 8009f76:	4638      	mov	r0, r7
 8009f78:	f7ff ffc0 	bl	8009efc <sbrk_aligned>
 8009f7c:	1c43      	adds	r3, r0, #1
 8009f7e:	4604      	mov	r4, r0
 8009f80:	d155      	bne.n	800a02e <_malloc_r+0xf2>
 8009f82:	f8d8 4000 	ldr.w	r4, [r8]
 8009f86:	4626      	mov	r6, r4
 8009f88:	2e00      	cmp	r6, #0
 8009f8a:	d145      	bne.n	800a018 <_malloc_r+0xdc>
 8009f8c:	2c00      	cmp	r4, #0
 8009f8e:	d048      	beq.n	800a022 <_malloc_r+0xe6>
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	4631      	mov	r1, r6
 8009f94:	4638      	mov	r0, r7
 8009f96:	eb04 0903 	add.w	r9, r4, r3
 8009f9a:	f000 fea7 	bl	800acec <_sbrk_r>
 8009f9e:	4581      	cmp	r9, r0
 8009fa0:	d13f      	bne.n	800a022 <_malloc_r+0xe6>
 8009fa2:	6821      	ldr	r1, [r4, #0]
 8009fa4:	1a6d      	subs	r5, r5, r1
 8009fa6:	4629      	mov	r1, r5
 8009fa8:	4638      	mov	r0, r7
 8009faa:	f7ff ffa7 	bl	8009efc <sbrk_aligned>
 8009fae:	3001      	adds	r0, #1
 8009fb0:	d037      	beq.n	800a022 <_malloc_r+0xe6>
 8009fb2:	6823      	ldr	r3, [r4, #0]
 8009fb4:	442b      	add	r3, r5
 8009fb6:	6023      	str	r3, [r4, #0]
 8009fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d038      	beq.n	800a032 <_malloc_r+0xf6>
 8009fc0:	685a      	ldr	r2, [r3, #4]
 8009fc2:	42a2      	cmp	r2, r4
 8009fc4:	d12b      	bne.n	800a01e <_malloc_r+0xe2>
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	605a      	str	r2, [r3, #4]
 8009fca:	e00f      	b.n	8009fec <_malloc_r+0xb0>
 8009fcc:	6822      	ldr	r2, [r4, #0]
 8009fce:	1b52      	subs	r2, r2, r5
 8009fd0:	d41f      	bmi.n	800a012 <_malloc_r+0xd6>
 8009fd2:	2a0b      	cmp	r2, #11
 8009fd4:	d917      	bls.n	800a006 <_malloc_r+0xca>
 8009fd6:	1961      	adds	r1, r4, r5
 8009fd8:	42a3      	cmp	r3, r4
 8009fda:	6025      	str	r5, [r4, #0]
 8009fdc:	bf18      	it	ne
 8009fde:	6059      	strne	r1, [r3, #4]
 8009fe0:	6863      	ldr	r3, [r4, #4]
 8009fe2:	bf08      	it	eq
 8009fe4:	f8c8 1000 	streq.w	r1, [r8]
 8009fe8:	5162      	str	r2, [r4, r5]
 8009fea:	604b      	str	r3, [r1, #4]
 8009fec:	4638      	mov	r0, r7
 8009fee:	f104 060b 	add.w	r6, r4, #11
 8009ff2:	f000 f8e9 	bl	800a1c8 <__malloc_unlock>
 8009ff6:	f026 0607 	bic.w	r6, r6, #7
 8009ffa:	1d23      	adds	r3, r4, #4
 8009ffc:	1af2      	subs	r2, r6, r3
 8009ffe:	d0ae      	beq.n	8009f5e <_malloc_r+0x22>
 800a000:	1b9b      	subs	r3, r3, r6
 800a002:	50a3      	str	r3, [r4, r2]
 800a004:	e7ab      	b.n	8009f5e <_malloc_r+0x22>
 800a006:	42a3      	cmp	r3, r4
 800a008:	6862      	ldr	r2, [r4, #4]
 800a00a:	d1dd      	bne.n	8009fc8 <_malloc_r+0x8c>
 800a00c:	f8c8 2000 	str.w	r2, [r8]
 800a010:	e7ec      	b.n	8009fec <_malloc_r+0xb0>
 800a012:	4623      	mov	r3, r4
 800a014:	6864      	ldr	r4, [r4, #4]
 800a016:	e7ac      	b.n	8009f72 <_malloc_r+0x36>
 800a018:	4634      	mov	r4, r6
 800a01a:	6876      	ldr	r6, [r6, #4]
 800a01c:	e7b4      	b.n	8009f88 <_malloc_r+0x4c>
 800a01e:	4613      	mov	r3, r2
 800a020:	e7cc      	b.n	8009fbc <_malloc_r+0x80>
 800a022:	230c      	movs	r3, #12
 800a024:	603b      	str	r3, [r7, #0]
 800a026:	4638      	mov	r0, r7
 800a028:	f000 f8ce 	bl	800a1c8 <__malloc_unlock>
 800a02c:	e797      	b.n	8009f5e <_malloc_r+0x22>
 800a02e:	6025      	str	r5, [r4, #0]
 800a030:	e7dc      	b.n	8009fec <_malloc_r+0xb0>
 800a032:	605b      	str	r3, [r3, #4]
 800a034:	deff      	udf	#255	; 0xff
 800a036:	bf00      	nop
 800a038:	20000fb0 	.word	0x20000fb0

0800a03c <__ascii_mbtowc>:
 800a03c:	b082      	sub	sp, #8
 800a03e:	b901      	cbnz	r1, 800a042 <__ascii_mbtowc+0x6>
 800a040:	a901      	add	r1, sp, #4
 800a042:	b142      	cbz	r2, 800a056 <__ascii_mbtowc+0x1a>
 800a044:	b14b      	cbz	r3, 800a05a <__ascii_mbtowc+0x1e>
 800a046:	7813      	ldrb	r3, [r2, #0]
 800a048:	600b      	str	r3, [r1, #0]
 800a04a:	7812      	ldrb	r2, [r2, #0]
 800a04c:	1e10      	subs	r0, r2, #0
 800a04e:	bf18      	it	ne
 800a050:	2001      	movne	r0, #1
 800a052:	b002      	add	sp, #8
 800a054:	4770      	bx	lr
 800a056:	4610      	mov	r0, r2
 800a058:	e7fb      	b.n	800a052 <__ascii_mbtowc+0x16>
 800a05a:	f06f 0001 	mvn.w	r0, #1
 800a05e:	e7f8      	b.n	800a052 <__ascii_mbtowc+0x16>

0800a060 <__sflush_r>:
 800a060:	898a      	ldrh	r2, [r1, #12]
 800a062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a066:	4605      	mov	r5, r0
 800a068:	0710      	lsls	r0, r2, #28
 800a06a:	460c      	mov	r4, r1
 800a06c:	d458      	bmi.n	800a120 <__sflush_r+0xc0>
 800a06e:	684b      	ldr	r3, [r1, #4]
 800a070:	2b00      	cmp	r3, #0
 800a072:	dc05      	bgt.n	800a080 <__sflush_r+0x20>
 800a074:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a076:	2b00      	cmp	r3, #0
 800a078:	dc02      	bgt.n	800a080 <__sflush_r+0x20>
 800a07a:	2000      	movs	r0, #0
 800a07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a080:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a082:	2e00      	cmp	r6, #0
 800a084:	d0f9      	beq.n	800a07a <__sflush_r+0x1a>
 800a086:	2300      	movs	r3, #0
 800a088:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a08c:	682f      	ldr	r7, [r5, #0]
 800a08e:	6a21      	ldr	r1, [r4, #32]
 800a090:	602b      	str	r3, [r5, #0]
 800a092:	d032      	beq.n	800a0fa <__sflush_r+0x9a>
 800a094:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a096:	89a3      	ldrh	r3, [r4, #12]
 800a098:	075a      	lsls	r2, r3, #29
 800a09a:	d505      	bpl.n	800a0a8 <__sflush_r+0x48>
 800a09c:	6863      	ldr	r3, [r4, #4]
 800a09e:	1ac0      	subs	r0, r0, r3
 800a0a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a0a2:	b10b      	cbz	r3, 800a0a8 <__sflush_r+0x48>
 800a0a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a0a6:	1ac0      	subs	r0, r0, r3
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0ae:	6a21      	ldr	r1, [r4, #32]
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	47b0      	blx	r6
 800a0b4:	1c43      	adds	r3, r0, #1
 800a0b6:	89a3      	ldrh	r3, [r4, #12]
 800a0b8:	d106      	bne.n	800a0c8 <__sflush_r+0x68>
 800a0ba:	6829      	ldr	r1, [r5, #0]
 800a0bc:	291d      	cmp	r1, #29
 800a0be:	d82b      	bhi.n	800a118 <__sflush_r+0xb8>
 800a0c0:	4a29      	ldr	r2, [pc, #164]	; (800a168 <__sflush_r+0x108>)
 800a0c2:	410a      	asrs	r2, r1
 800a0c4:	07d6      	lsls	r6, r2, #31
 800a0c6:	d427      	bmi.n	800a118 <__sflush_r+0xb8>
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	6062      	str	r2, [r4, #4]
 800a0cc:	04d9      	lsls	r1, r3, #19
 800a0ce:	6922      	ldr	r2, [r4, #16]
 800a0d0:	6022      	str	r2, [r4, #0]
 800a0d2:	d504      	bpl.n	800a0de <__sflush_r+0x7e>
 800a0d4:	1c42      	adds	r2, r0, #1
 800a0d6:	d101      	bne.n	800a0dc <__sflush_r+0x7c>
 800a0d8:	682b      	ldr	r3, [r5, #0]
 800a0da:	b903      	cbnz	r3, 800a0de <__sflush_r+0x7e>
 800a0dc:	6560      	str	r0, [r4, #84]	; 0x54
 800a0de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0e0:	602f      	str	r7, [r5, #0]
 800a0e2:	2900      	cmp	r1, #0
 800a0e4:	d0c9      	beq.n	800a07a <__sflush_r+0x1a>
 800a0e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0ea:	4299      	cmp	r1, r3
 800a0ec:	d002      	beq.n	800a0f4 <__sflush_r+0x94>
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	f000 fe3c 	bl	800ad6c <_free_r>
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	6360      	str	r0, [r4, #52]	; 0x34
 800a0f8:	e7c0      	b.n	800a07c <__sflush_r+0x1c>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	47b0      	blx	r6
 800a100:	1c41      	adds	r1, r0, #1
 800a102:	d1c8      	bne.n	800a096 <__sflush_r+0x36>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d0c5      	beq.n	800a096 <__sflush_r+0x36>
 800a10a:	2b1d      	cmp	r3, #29
 800a10c:	d001      	beq.n	800a112 <__sflush_r+0xb2>
 800a10e:	2b16      	cmp	r3, #22
 800a110:	d101      	bne.n	800a116 <__sflush_r+0xb6>
 800a112:	602f      	str	r7, [r5, #0]
 800a114:	e7b1      	b.n	800a07a <__sflush_r+0x1a>
 800a116:	89a3      	ldrh	r3, [r4, #12]
 800a118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a11c:	81a3      	strh	r3, [r4, #12]
 800a11e:	e7ad      	b.n	800a07c <__sflush_r+0x1c>
 800a120:	690f      	ldr	r7, [r1, #16]
 800a122:	2f00      	cmp	r7, #0
 800a124:	d0a9      	beq.n	800a07a <__sflush_r+0x1a>
 800a126:	0793      	lsls	r3, r2, #30
 800a128:	680e      	ldr	r6, [r1, #0]
 800a12a:	bf08      	it	eq
 800a12c:	694b      	ldreq	r3, [r1, #20]
 800a12e:	600f      	str	r7, [r1, #0]
 800a130:	bf18      	it	ne
 800a132:	2300      	movne	r3, #0
 800a134:	eba6 0807 	sub.w	r8, r6, r7
 800a138:	608b      	str	r3, [r1, #8]
 800a13a:	f1b8 0f00 	cmp.w	r8, #0
 800a13e:	dd9c      	ble.n	800a07a <__sflush_r+0x1a>
 800a140:	6a21      	ldr	r1, [r4, #32]
 800a142:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a144:	4643      	mov	r3, r8
 800a146:	463a      	mov	r2, r7
 800a148:	4628      	mov	r0, r5
 800a14a:	47b0      	blx	r6
 800a14c:	2800      	cmp	r0, #0
 800a14e:	dc06      	bgt.n	800a15e <__sflush_r+0xfe>
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a156:	81a3      	strh	r3, [r4, #12]
 800a158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a15c:	e78e      	b.n	800a07c <__sflush_r+0x1c>
 800a15e:	4407      	add	r7, r0
 800a160:	eba8 0800 	sub.w	r8, r8, r0
 800a164:	e7e9      	b.n	800a13a <__sflush_r+0xda>
 800a166:	bf00      	nop
 800a168:	dfbffffe 	.word	0xdfbffffe

0800a16c <_fflush_r>:
 800a16c:	b538      	push	{r3, r4, r5, lr}
 800a16e:	690b      	ldr	r3, [r1, #16]
 800a170:	4605      	mov	r5, r0
 800a172:	460c      	mov	r4, r1
 800a174:	b913      	cbnz	r3, 800a17c <_fflush_r+0x10>
 800a176:	2500      	movs	r5, #0
 800a178:	4628      	mov	r0, r5
 800a17a:	bd38      	pop	{r3, r4, r5, pc}
 800a17c:	b118      	cbz	r0, 800a186 <_fflush_r+0x1a>
 800a17e:	6a03      	ldr	r3, [r0, #32]
 800a180:	b90b      	cbnz	r3, 800a186 <_fflush_r+0x1a>
 800a182:	f7fd fc07 	bl	8007994 <__sinit>
 800a186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0f3      	beq.n	800a176 <_fflush_r+0xa>
 800a18e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a190:	07d0      	lsls	r0, r2, #31
 800a192:	d404      	bmi.n	800a19e <_fflush_r+0x32>
 800a194:	0599      	lsls	r1, r3, #22
 800a196:	d402      	bmi.n	800a19e <_fflush_r+0x32>
 800a198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a19a:	f7fe fb45 	bl	8008828 <__retarget_lock_acquire_recursive>
 800a19e:	4628      	mov	r0, r5
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	f7ff ff5d 	bl	800a060 <__sflush_r>
 800a1a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1a8:	07da      	lsls	r2, r3, #31
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	d4e4      	bmi.n	800a178 <_fflush_r+0xc>
 800a1ae:	89a3      	ldrh	r3, [r4, #12]
 800a1b0:	059b      	lsls	r3, r3, #22
 800a1b2:	d4e1      	bmi.n	800a178 <_fflush_r+0xc>
 800a1b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b6:	f7fe fb38 	bl	800882a <__retarget_lock_release_recursive>
 800a1ba:	e7dd      	b.n	800a178 <_fflush_r+0xc>

0800a1bc <__malloc_lock>:
 800a1bc:	4801      	ldr	r0, [pc, #4]	; (800a1c4 <__malloc_lock+0x8>)
 800a1be:	f7fe bb33 	b.w	8008828 <__retarget_lock_acquire_recursive>
 800a1c2:	bf00      	nop
 800a1c4:	20000fac 	.word	0x20000fac

0800a1c8 <__malloc_unlock>:
 800a1c8:	4801      	ldr	r0, [pc, #4]	; (800a1d0 <__malloc_unlock+0x8>)
 800a1ca:	f7fe bb2e 	b.w	800882a <__retarget_lock_release_recursive>
 800a1ce:	bf00      	nop
 800a1d0:	20000fac 	.word	0x20000fac

0800a1d4 <_Balloc>:
 800a1d4:	b570      	push	{r4, r5, r6, lr}
 800a1d6:	69c6      	ldr	r6, [r0, #28]
 800a1d8:	4604      	mov	r4, r0
 800a1da:	460d      	mov	r5, r1
 800a1dc:	b976      	cbnz	r6, 800a1fc <_Balloc+0x28>
 800a1de:	2010      	movs	r0, #16
 800a1e0:	f7ff fe84 	bl	8009eec <malloc>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	61e0      	str	r0, [r4, #28]
 800a1e8:	b920      	cbnz	r0, 800a1f4 <_Balloc+0x20>
 800a1ea:	4b18      	ldr	r3, [pc, #96]	; (800a24c <_Balloc+0x78>)
 800a1ec:	4818      	ldr	r0, [pc, #96]	; (800a250 <_Balloc+0x7c>)
 800a1ee:	216b      	movs	r1, #107	; 0x6b
 800a1f0:	f7fe fb32 	bl	8008858 <__assert_func>
 800a1f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1f8:	6006      	str	r6, [r0, #0]
 800a1fa:	60c6      	str	r6, [r0, #12]
 800a1fc:	69e6      	ldr	r6, [r4, #28]
 800a1fe:	68f3      	ldr	r3, [r6, #12]
 800a200:	b183      	cbz	r3, 800a224 <_Balloc+0x50>
 800a202:	69e3      	ldr	r3, [r4, #28]
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a20a:	b9b8      	cbnz	r0, 800a23c <_Balloc+0x68>
 800a20c:	2101      	movs	r1, #1
 800a20e:	fa01 f605 	lsl.w	r6, r1, r5
 800a212:	1d72      	adds	r2, r6, #5
 800a214:	0092      	lsls	r2, r2, #2
 800a216:	4620      	mov	r0, r4
 800a218:	f000 fd91 	bl	800ad3e <_calloc_r>
 800a21c:	b160      	cbz	r0, 800a238 <_Balloc+0x64>
 800a21e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a222:	e00e      	b.n	800a242 <_Balloc+0x6e>
 800a224:	2221      	movs	r2, #33	; 0x21
 800a226:	2104      	movs	r1, #4
 800a228:	4620      	mov	r0, r4
 800a22a:	f000 fd88 	bl	800ad3e <_calloc_r>
 800a22e:	69e3      	ldr	r3, [r4, #28]
 800a230:	60f0      	str	r0, [r6, #12]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1e4      	bne.n	800a202 <_Balloc+0x2e>
 800a238:	2000      	movs	r0, #0
 800a23a:	bd70      	pop	{r4, r5, r6, pc}
 800a23c:	6802      	ldr	r2, [r0, #0]
 800a23e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a242:	2300      	movs	r3, #0
 800a244:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a248:	e7f7      	b.n	800a23a <_Balloc+0x66>
 800a24a:	bf00      	nop
 800a24c:	0800e1f5 	.word	0x0800e1f5
 800a250:	0800e492 	.word	0x0800e492

0800a254 <_Bfree>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	69c6      	ldr	r6, [r0, #28]
 800a258:	4605      	mov	r5, r0
 800a25a:	460c      	mov	r4, r1
 800a25c:	b976      	cbnz	r6, 800a27c <_Bfree+0x28>
 800a25e:	2010      	movs	r0, #16
 800a260:	f7ff fe44 	bl	8009eec <malloc>
 800a264:	4602      	mov	r2, r0
 800a266:	61e8      	str	r0, [r5, #28]
 800a268:	b920      	cbnz	r0, 800a274 <_Bfree+0x20>
 800a26a:	4b09      	ldr	r3, [pc, #36]	; (800a290 <_Bfree+0x3c>)
 800a26c:	4809      	ldr	r0, [pc, #36]	; (800a294 <_Bfree+0x40>)
 800a26e:	218f      	movs	r1, #143	; 0x8f
 800a270:	f7fe faf2 	bl	8008858 <__assert_func>
 800a274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a278:	6006      	str	r6, [r0, #0]
 800a27a:	60c6      	str	r6, [r0, #12]
 800a27c:	b13c      	cbz	r4, 800a28e <_Bfree+0x3a>
 800a27e:	69eb      	ldr	r3, [r5, #28]
 800a280:	6862      	ldr	r2, [r4, #4]
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a288:	6021      	str	r1, [r4, #0]
 800a28a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a28e:	bd70      	pop	{r4, r5, r6, pc}
 800a290:	0800e1f5 	.word	0x0800e1f5
 800a294:	0800e492 	.word	0x0800e492

0800a298 <__multadd>:
 800a298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a29c:	690d      	ldr	r5, [r1, #16]
 800a29e:	4607      	mov	r7, r0
 800a2a0:	460c      	mov	r4, r1
 800a2a2:	461e      	mov	r6, r3
 800a2a4:	f101 0c14 	add.w	ip, r1, #20
 800a2a8:	2000      	movs	r0, #0
 800a2aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a2ae:	b299      	uxth	r1, r3
 800a2b0:	fb02 6101 	mla	r1, r2, r1, r6
 800a2b4:	0c1e      	lsrs	r6, r3, #16
 800a2b6:	0c0b      	lsrs	r3, r1, #16
 800a2b8:	fb02 3306 	mla	r3, r2, r6, r3
 800a2bc:	b289      	uxth	r1, r1
 800a2be:	3001      	adds	r0, #1
 800a2c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a2c4:	4285      	cmp	r5, r0
 800a2c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a2ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2ce:	dcec      	bgt.n	800a2aa <__multadd+0x12>
 800a2d0:	b30e      	cbz	r6, 800a316 <__multadd+0x7e>
 800a2d2:	68a3      	ldr	r3, [r4, #8]
 800a2d4:	42ab      	cmp	r3, r5
 800a2d6:	dc19      	bgt.n	800a30c <__multadd+0x74>
 800a2d8:	6861      	ldr	r1, [r4, #4]
 800a2da:	4638      	mov	r0, r7
 800a2dc:	3101      	adds	r1, #1
 800a2de:	f7ff ff79 	bl	800a1d4 <_Balloc>
 800a2e2:	4680      	mov	r8, r0
 800a2e4:	b928      	cbnz	r0, 800a2f2 <__multadd+0x5a>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	4b0c      	ldr	r3, [pc, #48]	; (800a31c <__multadd+0x84>)
 800a2ea:	480d      	ldr	r0, [pc, #52]	; (800a320 <__multadd+0x88>)
 800a2ec:	21ba      	movs	r1, #186	; 0xba
 800a2ee:	f7fe fab3 	bl	8008858 <__assert_func>
 800a2f2:	6922      	ldr	r2, [r4, #16]
 800a2f4:	3202      	adds	r2, #2
 800a2f6:	f104 010c 	add.w	r1, r4, #12
 800a2fa:	0092      	lsls	r2, r2, #2
 800a2fc:	300c      	adds	r0, #12
 800a2fe:	f7fe fa95 	bl	800882c <memcpy>
 800a302:	4621      	mov	r1, r4
 800a304:	4638      	mov	r0, r7
 800a306:	f7ff ffa5 	bl	800a254 <_Bfree>
 800a30a:	4644      	mov	r4, r8
 800a30c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a310:	3501      	adds	r5, #1
 800a312:	615e      	str	r6, [r3, #20]
 800a314:	6125      	str	r5, [r4, #16]
 800a316:	4620      	mov	r0, r4
 800a318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a31c:	0800e410 	.word	0x0800e410
 800a320:	0800e492 	.word	0x0800e492

0800a324 <__s2b>:
 800a324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a328:	460c      	mov	r4, r1
 800a32a:	4615      	mov	r5, r2
 800a32c:	461f      	mov	r7, r3
 800a32e:	2209      	movs	r2, #9
 800a330:	3308      	adds	r3, #8
 800a332:	4606      	mov	r6, r0
 800a334:	fb93 f3f2 	sdiv	r3, r3, r2
 800a338:	2100      	movs	r1, #0
 800a33a:	2201      	movs	r2, #1
 800a33c:	429a      	cmp	r2, r3
 800a33e:	db09      	blt.n	800a354 <__s2b+0x30>
 800a340:	4630      	mov	r0, r6
 800a342:	f7ff ff47 	bl	800a1d4 <_Balloc>
 800a346:	b940      	cbnz	r0, 800a35a <__s2b+0x36>
 800a348:	4602      	mov	r2, r0
 800a34a:	4b19      	ldr	r3, [pc, #100]	; (800a3b0 <__s2b+0x8c>)
 800a34c:	4819      	ldr	r0, [pc, #100]	; (800a3b4 <__s2b+0x90>)
 800a34e:	21d3      	movs	r1, #211	; 0xd3
 800a350:	f7fe fa82 	bl	8008858 <__assert_func>
 800a354:	0052      	lsls	r2, r2, #1
 800a356:	3101      	adds	r1, #1
 800a358:	e7f0      	b.n	800a33c <__s2b+0x18>
 800a35a:	9b08      	ldr	r3, [sp, #32]
 800a35c:	6143      	str	r3, [r0, #20]
 800a35e:	2d09      	cmp	r5, #9
 800a360:	f04f 0301 	mov.w	r3, #1
 800a364:	6103      	str	r3, [r0, #16]
 800a366:	dd16      	ble.n	800a396 <__s2b+0x72>
 800a368:	f104 0909 	add.w	r9, r4, #9
 800a36c:	46c8      	mov	r8, r9
 800a36e:	442c      	add	r4, r5
 800a370:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a374:	4601      	mov	r1, r0
 800a376:	3b30      	subs	r3, #48	; 0x30
 800a378:	220a      	movs	r2, #10
 800a37a:	4630      	mov	r0, r6
 800a37c:	f7ff ff8c 	bl	800a298 <__multadd>
 800a380:	45a0      	cmp	r8, r4
 800a382:	d1f5      	bne.n	800a370 <__s2b+0x4c>
 800a384:	f1a5 0408 	sub.w	r4, r5, #8
 800a388:	444c      	add	r4, r9
 800a38a:	1b2d      	subs	r5, r5, r4
 800a38c:	1963      	adds	r3, r4, r5
 800a38e:	42bb      	cmp	r3, r7
 800a390:	db04      	blt.n	800a39c <__s2b+0x78>
 800a392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a396:	340a      	adds	r4, #10
 800a398:	2509      	movs	r5, #9
 800a39a:	e7f6      	b.n	800a38a <__s2b+0x66>
 800a39c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a3a0:	4601      	mov	r1, r0
 800a3a2:	3b30      	subs	r3, #48	; 0x30
 800a3a4:	220a      	movs	r2, #10
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f7ff ff76 	bl	800a298 <__multadd>
 800a3ac:	e7ee      	b.n	800a38c <__s2b+0x68>
 800a3ae:	bf00      	nop
 800a3b0:	0800e410 	.word	0x0800e410
 800a3b4:	0800e492 	.word	0x0800e492

0800a3b8 <__hi0bits>:
 800a3b8:	0c03      	lsrs	r3, r0, #16
 800a3ba:	041b      	lsls	r3, r3, #16
 800a3bc:	b9d3      	cbnz	r3, 800a3f4 <__hi0bits+0x3c>
 800a3be:	0400      	lsls	r0, r0, #16
 800a3c0:	2310      	movs	r3, #16
 800a3c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a3c6:	bf04      	itt	eq
 800a3c8:	0200      	lsleq	r0, r0, #8
 800a3ca:	3308      	addeq	r3, #8
 800a3cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a3d0:	bf04      	itt	eq
 800a3d2:	0100      	lsleq	r0, r0, #4
 800a3d4:	3304      	addeq	r3, #4
 800a3d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a3da:	bf04      	itt	eq
 800a3dc:	0080      	lsleq	r0, r0, #2
 800a3de:	3302      	addeq	r3, #2
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	db05      	blt.n	800a3f0 <__hi0bits+0x38>
 800a3e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a3e8:	f103 0301 	add.w	r3, r3, #1
 800a3ec:	bf08      	it	eq
 800a3ee:	2320      	moveq	r3, #32
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	4770      	bx	lr
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e7e4      	b.n	800a3c2 <__hi0bits+0xa>

0800a3f8 <__lo0bits>:
 800a3f8:	6803      	ldr	r3, [r0, #0]
 800a3fa:	f013 0207 	ands.w	r2, r3, #7
 800a3fe:	d00c      	beq.n	800a41a <__lo0bits+0x22>
 800a400:	07d9      	lsls	r1, r3, #31
 800a402:	d422      	bmi.n	800a44a <__lo0bits+0x52>
 800a404:	079a      	lsls	r2, r3, #30
 800a406:	bf49      	itett	mi
 800a408:	085b      	lsrmi	r3, r3, #1
 800a40a:	089b      	lsrpl	r3, r3, #2
 800a40c:	6003      	strmi	r3, [r0, #0]
 800a40e:	2201      	movmi	r2, #1
 800a410:	bf5c      	itt	pl
 800a412:	6003      	strpl	r3, [r0, #0]
 800a414:	2202      	movpl	r2, #2
 800a416:	4610      	mov	r0, r2
 800a418:	4770      	bx	lr
 800a41a:	b299      	uxth	r1, r3
 800a41c:	b909      	cbnz	r1, 800a422 <__lo0bits+0x2a>
 800a41e:	0c1b      	lsrs	r3, r3, #16
 800a420:	2210      	movs	r2, #16
 800a422:	b2d9      	uxtb	r1, r3
 800a424:	b909      	cbnz	r1, 800a42a <__lo0bits+0x32>
 800a426:	3208      	adds	r2, #8
 800a428:	0a1b      	lsrs	r3, r3, #8
 800a42a:	0719      	lsls	r1, r3, #28
 800a42c:	bf04      	itt	eq
 800a42e:	091b      	lsreq	r3, r3, #4
 800a430:	3204      	addeq	r2, #4
 800a432:	0799      	lsls	r1, r3, #30
 800a434:	bf04      	itt	eq
 800a436:	089b      	lsreq	r3, r3, #2
 800a438:	3202      	addeq	r2, #2
 800a43a:	07d9      	lsls	r1, r3, #31
 800a43c:	d403      	bmi.n	800a446 <__lo0bits+0x4e>
 800a43e:	085b      	lsrs	r3, r3, #1
 800a440:	f102 0201 	add.w	r2, r2, #1
 800a444:	d003      	beq.n	800a44e <__lo0bits+0x56>
 800a446:	6003      	str	r3, [r0, #0]
 800a448:	e7e5      	b.n	800a416 <__lo0bits+0x1e>
 800a44a:	2200      	movs	r2, #0
 800a44c:	e7e3      	b.n	800a416 <__lo0bits+0x1e>
 800a44e:	2220      	movs	r2, #32
 800a450:	e7e1      	b.n	800a416 <__lo0bits+0x1e>
	...

0800a454 <__i2b>:
 800a454:	b510      	push	{r4, lr}
 800a456:	460c      	mov	r4, r1
 800a458:	2101      	movs	r1, #1
 800a45a:	f7ff febb 	bl	800a1d4 <_Balloc>
 800a45e:	4602      	mov	r2, r0
 800a460:	b928      	cbnz	r0, 800a46e <__i2b+0x1a>
 800a462:	4b05      	ldr	r3, [pc, #20]	; (800a478 <__i2b+0x24>)
 800a464:	4805      	ldr	r0, [pc, #20]	; (800a47c <__i2b+0x28>)
 800a466:	f240 1145 	movw	r1, #325	; 0x145
 800a46a:	f7fe f9f5 	bl	8008858 <__assert_func>
 800a46e:	2301      	movs	r3, #1
 800a470:	6144      	str	r4, [r0, #20]
 800a472:	6103      	str	r3, [r0, #16]
 800a474:	bd10      	pop	{r4, pc}
 800a476:	bf00      	nop
 800a478:	0800e410 	.word	0x0800e410
 800a47c:	0800e492 	.word	0x0800e492

0800a480 <__multiply>:
 800a480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a484:	4691      	mov	r9, r2
 800a486:	690a      	ldr	r2, [r1, #16]
 800a488:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a48c:	429a      	cmp	r2, r3
 800a48e:	bfb8      	it	lt
 800a490:	460b      	movlt	r3, r1
 800a492:	460c      	mov	r4, r1
 800a494:	bfbc      	itt	lt
 800a496:	464c      	movlt	r4, r9
 800a498:	4699      	movlt	r9, r3
 800a49a:	6927      	ldr	r7, [r4, #16]
 800a49c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a4a0:	68a3      	ldr	r3, [r4, #8]
 800a4a2:	6861      	ldr	r1, [r4, #4]
 800a4a4:	eb07 060a 	add.w	r6, r7, sl
 800a4a8:	42b3      	cmp	r3, r6
 800a4aa:	b085      	sub	sp, #20
 800a4ac:	bfb8      	it	lt
 800a4ae:	3101      	addlt	r1, #1
 800a4b0:	f7ff fe90 	bl	800a1d4 <_Balloc>
 800a4b4:	b930      	cbnz	r0, 800a4c4 <__multiply+0x44>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	4b44      	ldr	r3, [pc, #272]	; (800a5cc <__multiply+0x14c>)
 800a4ba:	4845      	ldr	r0, [pc, #276]	; (800a5d0 <__multiply+0x150>)
 800a4bc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a4c0:	f7fe f9ca 	bl	8008858 <__assert_func>
 800a4c4:	f100 0514 	add.w	r5, r0, #20
 800a4c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	4543      	cmp	r3, r8
 800a4d2:	d321      	bcc.n	800a518 <__multiply+0x98>
 800a4d4:	f104 0314 	add.w	r3, r4, #20
 800a4d8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a4dc:	f109 0314 	add.w	r3, r9, #20
 800a4e0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a4e4:	9202      	str	r2, [sp, #8]
 800a4e6:	1b3a      	subs	r2, r7, r4
 800a4e8:	3a15      	subs	r2, #21
 800a4ea:	f022 0203 	bic.w	r2, r2, #3
 800a4ee:	3204      	adds	r2, #4
 800a4f0:	f104 0115 	add.w	r1, r4, #21
 800a4f4:	428f      	cmp	r7, r1
 800a4f6:	bf38      	it	cc
 800a4f8:	2204      	movcc	r2, #4
 800a4fa:	9201      	str	r2, [sp, #4]
 800a4fc:	9a02      	ldr	r2, [sp, #8]
 800a4fe:	9303      	str	r3, [sp, #12]
 800a500:	429a      	cmp	r2, r3
 800a502:	d80c      	bhi.n	800a51e <__multiply+0x9e>
 800a504:	2e00      	cmp	r6, #0
 800a506:	dd03      	ble.n	800a510 <__multiply+0x90>
 800a508:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d05b      	beq.n	800a5c8 <__multiply+0x148>
 800a510:	6106      	str	r6, [r0, #16]
 800a512:	b005      	add	sp, #20
 800a514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a518:	f843 2b04 	str.w	r2, [r3], #4
 800a51c:	e7d8      	b.n	800a4d0 <__multiply+0x50>
 800a51e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a522:	f1ba 0f00 	cmp.w	sl, #0
 800a526:	d024      	beq.n	800a572 <__multiply+0xf2>
 800a528:	f104 0e14 	add.w	lr, r4, #20
 800a52c:	46a9      	mov	r9, r5
 800a52e:	f04f 0c00 	mov.w	ip, #0
 800a532:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a536:	f8d9 1000 	ldr.w	r1, [r9]
 800a53a:	fa1f fb82 	uxth.w	fp, r2
 800a53e:	b289      	uxth	r1, r1
 800a540:	fb0a 110b 	mla	r1, sl, fp, r1
 800a544:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a548:	f8d9 2000 	ldr.w	r2, [r9]
 800a54c:	4461      	add	r1, ip
 800a54e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a552:	fb0a c20b 	mla	r2, sl, fp, ip
 800a556:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a55a:	b289      	uxth	r1, r1
 800a55c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a560:	4577      	cmp	r7, lr
 800a562:	f849 1b04 	str.w	r1, [r9], #4
 800a566:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a56a:	d8e2      	bhi.n	800a532 <__multiply+0xb2>
 800a56c:	9a01      	ldr	r2, [sp, #4]
 800a56e:	f845 c002 	str.w	ip, [r5, r2]
 800a572:	9a03      	ldr	r2, [sp, #12]
 800a574:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a578:	3304      	adds	r3, #4
 800a57a:	f1b9 0f00 	cmp.w	r9, #0
 800a57e:	d021      	beq.n	800a5c4 <__multiply+0x144>
 800a580:	6829      	ldr	r1, [r5, #0]
 800a582:	f104 0c14 	add.w	ip, r4, #20
 800a586:	46ae      	mov	lr, r5
 800a588:	f04f 0a00 	mov.w	sl, #0
 800a58c:	f8bc b000 	ldrh.w	fp, [ip]
 800a590:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a594:	fb09 220b 	mla	r2, r9, fp, r2
 800a598:	4452      	add	r2, sl
 800a59a:	b289      	uxth	r1, r1
 800a59c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a5a0:	f84e 1b04 	str.w	r1, [lr], #4
 800a5a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a5a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a5ac:	f8be 1000 	ldrh.w	r1, [lr]
 800a5b0:	fb09 110a 	mla	r1, r9, sl, r1
 800a5b4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a5b8:	4567      	cmp	r7, ip
 800a5ba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a5be:	d8e5      	bhi.n	800a58c <__multiply+0x10c>
 800a5c0:	9a01      	ldr	r2, [sp, #4]
 800a5c2:	50a9      	str	r1, [r5, r2]
 800a5c4:	3504      	adds	r5, #4
 800a5c6:	e799      	b.n	800a4fc <__multiply+0x7c>
 800a5c8:	3e01      	subs	r6, #1
 800a5ca:	e79b      	b.n	800a504 <__multiply+0x84>
 800a5cc:	0800e410 	.word	0x0800e410
 800a5d0:	0800e492 	.word	0x0800e492

0800a5d4 <__pow5mult>:
 800a5d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5d8:	4615      	mov	r5, r2
 800a5da:	f012 0203 	ands.w	r2, r2, #3
 800a5de:	4606      	mov	r6, r0
 800a5e0:	460f      	mov	r7, r1
 800a5e2:	d007      	beq.n	800a5f4 <__pow5mult+0x20>
 800a5e4:	4c25      	ldr	r4, [pc, #148]	; (800a67c <__pow5mult+0xa8>)
 800a5e6:	3a01      	subs	r2, #1
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5ee:	f7ff fe53 	bl	800a298 <__multadd>
 800a5f2:	4607      	mov	r7, r0
 800a5f4:	10ad      	asrs	r5, r5, #2
 800a5f6:	d03d      	beq.n	800a674 <__pow5mult+0xa0>
 800a5f8:	69f4      	ldr	r4, [r6, #28]
 800a5fa:	b97c      	cbnz	r4, 800a61c <__pow5mult+0x48>
 800a5fc:	2010      	movs	r0, #16
 800a5fe:	f7ff fc75 	bl	8009eec <malloc>
 800a602:	4602      	mov	r2, r0
 800a604:	61f0      	str	r0, [r6, #28]
 800a606:	b928      	cbnz	r0, 800a614 <__pow5mult+0x40>
 800a608:	4b1d      	ldr	r3, [pc, #116]	; (800a680 <__pow5mult+0xac>)
 800a60a:	481e      	ldr	r0, [pc, #120]	; (800a684 <__pow5mult+0xb0>)
 800a60c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a610:	f7fe f922 	bl	8008858 <__assert_func>
 800a614:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a618:	6004      	str	r4, [r0, #0]
 800a61a:	60c4      	str	r4, [r0, #12]
 800a61c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a620:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a624:	b94c      	cbnz	r4, 800a63a <__pow5mult+0x66>
 800a626:	f240 2171 	movw	r1, #625	; 0x271
 800a62a:	4630      	mov	r0, r6
 800a62c:	f7ff ff12 	bl	800a454 <__i2b>
 800a630:	2300      	movs	r3, #0
 800a632:	f8c8 0008 	str.w	r0, [r8, #8]
 800a636:	4604      	mov	r4, r0
 800a638:	6003      	str	r3, [r0, #0]
 800a63a:	f04f 0900 	mov.w	r9, #0
 800a63e:	07eb      	lsls	r3, r5, #31
 800a640:	d50a      	bpl.n	800a658 <__pow5mult+0x84>
 800a642:	4639      	mov	r1, r7
 800a644:	4622      	mov	r2, r4
 800a646:	4630      	mov	r0, r6
 800a648:	f7ff ff1a 	bl	800a480 <__multiply>
 800a64c:	4639      	mov	r1, r7
 800a64e:	4680      	mov	r8, r0
 800a650:	4630      	mov	r0, r6
 800a652:	f7ff fdff 	bl	800a254 <_Bfree>
 800a656:	4647      	mov	r7, r8
 800a658:	106d      	asrs	r5, r5, #1
 800a65a:	d00b      	beq.n	800a674 <__pow5mult+0xa0>
 800a65c:	6820      	ldr	r0, [r4, #0]
 800a65e:	b938      	cbnz	r0, 800a670 <__pow5mult+0x9c>
 800a660:	4622      	mov	r2, r4
 800a662:	4621      	mov	r1, r4
 800a664:	4630      	mov	r0, r6
 800a666:	f7ff ff0b 	bl	800a480 <__multiply>
 800a66a:	6020      	str	r0, [r4, #0]
 800a66c:	f8c0 9000 	str.w	r9, [r0]
 800a670:	4604      	mov	r4, r0
 800a672:	e7e4      	b.n	800a63e <__pow5mult+0x6a>
 800a674:	4638      	mov	r0, r7
 800a676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a67a:	bf00      	nop
 800a67c:	0800e5e0 	.word	0x0800e5e0
 800a680:	0800e1f5 	.word	0x0800e1f5
 800a684:	0800e492 	.word	0x0800e492

0800a688 <__lshift>:
 800a688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a68c:	460c      	mov	r4, r1
 800a68e:	6849      	ldr	r1, [r1, #4]
 800a690:	6923      	ldr	r3, [r4, #16]
 800a692:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a696:	68a3      	ldr	r3, [r4, #8]
 800a698:	4607      	mov	r7, r0
 800a69a:	4691      	mov	r9, r2
 800a69c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6a0:	f108 0601 	add.w	r6, r8, #1
 800a6a4:	42b3      	cmp	r3, r6
 800a6a6:	db0b      	blt.n	800a6c0 <__lshift+0x38>
 800a6a8:	4638      	mov	r0, r7
 800a6aa:	f7ff fd93 	bl	800a1d4 <_Balloc>
 800a6ae:	4605      	mov	r5, r0
 800a6b0:	b948      	cbnz	r0, 800a6c6 <__lshift+0x3e>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	4b28      	ldr	r3, [pc, #160]	; (800a758 <__lshift+0xd0>)
 800a6b6:	4829      	ldr	r0, [pc, #164]	; (800a75c <__lshift+0xd4>)
 800a6b8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a6bc:	f7fe f8cc 	bl	8008858 <__assert_func>
 800a6c0:	3101      	adds	r1, #1
 800a6c2:	005b      	lsls	r3, r3, #1
 800a6c4:	e7ee      	b.n	800a6a4 <__lshift+0x1c>
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f100 0114 	add.w	r1, r0, #20
 800a6cc:	f100 0210 	add.w	r2, r0, #16
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	4553      	cmp	r3, sl
 800a6d4:	db33      	blt.n	800a73e <__lshift+0xb6>
 800a6d6:	6920      	ldr	r0, [r4, #16]
 800a6d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6dc:	f104 0314 	add.w	r3, r4, #20
 800a6e0:	f019 091f 	ands.w	r9, r9, #31
 800a6e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6ec:	d02b      	beq.n	800a746 <__lshift+0xbe>
 800a6ee:	f1c9 0e20 	rsb	lr, r9, #32
 800a6f2:	468a      	mov	sl, r1
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	6818      	ldr	r0, [r3, #0]
 800a6f8:	fa00 f009 	lsl.w	r0, r0, r9
 800a6fc:	4310      	orrs	r0, r2
 800a6fe:	f84a 0b04 	str.w	r0, [sl], #4
 800a702:	f853 2b04 	ldr.w	r2, [r3], #4
 800a706:	459c      	cmp	ip, r3
 800a708:	fa22 f20e 	lsr.w	r2, r2, lr
 800a70c:	d8f3      	bhi.n	800a6f6 <__lshift+0x6e>
 800a70e:	ebac 0304 	sub.w	r3, ip, r4
 800a712:	3b15      	subs	r3, #21
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	3304      	adds	r3, #4
 800a71a:	f104 0015 	add.w	r0, r4, #21
 800a71e:	4584      	cmp	ip, r0
 800a720:	bf38      	it	cc
 800a722:	2304      	movcc	r3, #4
 800a724:	50ca      	str	r2, [r1, r3]
 800a726:	b10a      	cbz	r2, 800a72c <__lshift+0xa4>
 800a728:	f108 0602 	add.w	r6, r8, #2
 800a72c:	3e01      	subs	r6, #1
 800a72e:	4638      	mov	r0, r7
 800a730:	612e      	str	r6, [r5, #16]
 800a732:	4621      	mov	r1, r4
 800a734:	f7ff fd8e 	bl	800a254 <_Bfree>
 800a738:	4628      	mov	r0, r5
 800a73a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a742:	3301      	adds	r3, #1
 800a744:	e7c5      	b.n	800a6d2 <__lshift+0x4a>
 800a746:	3904      	subs	r1, #4
 800a748:	f853 2b04 	ldr.w	r2, [r3], #4
 800a74c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a750:	459c      	cmp	ip, r3
 800a752:	d8f9      	bhi.n	800a748 <__lshift+0xc0>
 800a754:	e7ea      	b.n	800a72c <__lshift+0xa4>
 800a756:	bf00      	nop
 800a758:	0800e410 	.word	0x0800e410
 800a75c:	0800e492 	.word	0x0800e492

0800a760 <__mcmp>:
 800a760:	b530      	push	{r4, r5, lr}
 800a762:	6902      	ldr	r2, [r0, #16]
 800a764:	690c      	ldr	r4, [r1, #16]
 800a766:	1b12      	subs	r2, r2, r4
 800a768:	d10e      	bne.n	800a788 <__mcmp+0x28>
 800a76a:	f100 0314 	add.w	r3, r0, #20
 800a76e:	3114      	adds	r1, #20
 800a770:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a774:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a778:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a77c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a780:	42a5      	cmp	r5, r4
 800a782:	d003      	beq.n	800a78c <__mcmp+0x2c>
 800a784:	d305      	bcc.n	800a792 <__mcmp+0x32>
 800a786:	2201      	movs	r2, #1
 800a788:	4610      	mov	r0, r2
 800a78a:	bd30      	pop	{r4, r5, pc}
 800a78c:	4283      	cmp	r3, r0
 800a78e:	d3f3      	bcc.n	800a778 <__mcmp+0x18>
 800a790:	e7fa      	b.n	800a788 <__mcmp+0x28>
 800a792:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a796:	e7f7      	b.n	800a788 <__mcmp+0x28>

0800a798 <__mdiff>:
 800a798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	460c      	mov	r4, r1
 800a79e:	4606      	mov	r6, r0
 800a7a0:	4611      	mov	r1, r2
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	4690      	mov	r8, r2
 800a7a6:	f7ff ffdb 	bl	800a760 <__mcmp>
 800a7aa:	1e05      	subs	r5, r0, #0
 800a7ac:	d110      	bne.n	800a7d0 <__mdiff+0x38>
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	4630      	mov	r0, r6
 800a7b2:	f7ff fd0f 	bl	800a1d4 <_Balloc>
 800a7b6:	b930      	cbnz	r0, 800a7c6 <__mdiff+0x2e>
 800a7b8:	4b3a      	ldr	r3, [pc, #232]	; (800a8a4 <__mdiff+0x10c>)
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	f240 2137 	movw	r1, #567	; 0x237
 800a7c0:	4839      	ldr	r0, [pc, #228]	; (800a8a8 <__mdiff+0x110>)
 800a7c2:	f7fe f849 	bl	8008858 <__assert_func>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7d0:	bfa4      	itt	ge
 800a7d2:	4643      	movge	r3, r8
 800a7d4:	46a0      	movge	r8, r4
 800a7d6:	4630      	mov	r0, r6
 800a7d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a7dc:	bfa6      	itte	ge
 800a7de:	461c      	movge	r4, r3
 800a7e0:	2500      	movge	r5, #0
 800a7e2:	2501      	movlt	r5, #1
 800a7e4:	f7ff fcf6 	bl	800a1d4 <_Balloc>
 800a7e8:	b920      	cbnz	r0, 800a7f4 <__mdiff+0x5c>
 800a7ea:	4b2e      	ldr	r3, [pc, #184]	; (800a8a4 <__mdiff+0x10c>)
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	f240 2145 	movw	r1, #581	; 0x245
 800a7f2:	e7e5      	b.n	800a7c0 <__mdiff+0x28>
 800a7f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a7f8:	6926      	ldr	r6, [r4, #16]
 800a7fa:	60c5      	str	r5, [r0, #12]
 800a7fc:	f104 0914 	add.w	r9, r4, #20
 800a800:	f108 0514 	add.w	r5, r8, #20
 800a804:	f100 0e14 	add.w	lr, r0, #20
 800a808:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a80c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a810:	f108 0210 	add.w	r2, r8, #16
 800a814:	46f2      	mov	sl, lr
 800a816:	2100      	movs	r1, #0
 800a818:	f859 3b04 	ldr.w	r3, [r9], #4
 800a81c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a820:	fa11 f88b 	uxtah	r8, r1, fp
 800a824:	b299      	uxth	r1, r3
 800a826:	0c1b      	lsrs	r3, r3, #16
 800a828:	eba8 0801 	sub.w	r8, r8, r1
 800a82c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a830:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a834:	fa1f f888 	uxth.w	r8, r8
 800a838:	1419      	asrs	r1, r3, #16
 800a83a:	454e      	cmp	r6, r9
 800a83c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a840:	f84a 3b04 	str.w	r3, [sl], #4
 800a844:	d8e8      	bhi.n	800a818 <__mdiff+0x80>
 800a846:	1b33      	subs	r3, r6, r4
 800a848:	3b15      	subs	r3, #21
 800a84a:	f023 0303 	bic.w	r3, r3, #3
 800a84e:	3304      	adds	r3, #4
 800a850:	3415      	adds	r4, #21
 800a852:	42a6      	cmp	r6, r4
 800a854:	bf38      	it	cc
 800a856:	2304      	movcc	r3, #4
 800a858:	441d      	add	r5, r3
 800a85a:	4473      	add	r3, lr
 800a85c:	469e      	mov	lr, r3
 800a85e:	462e      	mov	r6, r5
 800a860:	4566      	cmp	r6, ip
 800a862:	d30e      	bcc.n	800a882 <__mdiff+0xea>
 800a864:	f10c 0203 	add.w	r2, ip, #3
 800a868:	1b52      	subs	r2, r2, r5
 800a86a:	f022 0203 	bic.w	r2, r2, #3
 800a86e:	3d03      	subs	r5, #3
 800a870:	45ac      	cmp	ip, r5
 800a872:	bf38      	it	cc
 800a874:	2200      	movcc	r2, #0
 800a876:	4413      	add	r3, r2
 800a878:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a87c:	b17a      	cbz	r2, 800a89e <__mdiff+0x106>
 800a87e:	6107      	str	r7, [r0, #16]
 800a880:	e7a4      	b.n	800a7cc <__mdiff+0x34>
 800a882:	f856 8b04 	ldr.w	r8, [r6], #4
 800a886:	fa11 f288 	uxtah	r2, r1, r8
 800a88a:	1414      	asrs	r4, r2, #16
 800a88c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a890:	b292      	uxth	r2, r2
 800a892:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a896:	f84e 2b04 	str.w	r2, [lr], #4
 800a89a:	1421      	asrs	r1, r4, #16
 800a89c:	e7e0      	b.n	800a860 <__mdiff+0xc8>
 800a89e:	3f01      	subs	r7, #1
 800a8a0:	e7ea      	b.n	800a878 <__mdiff+0xe0>
 800a8a2:	bf00      	nop
 800a8a4:	0800e410 	.word	0x0800e410
 800a8a8:	0800e492 	.word	0x0800e492

0800a8ac <__ulp>:
 800a8ac:	b082      	sub	sp, #8
 800a8ae:	ed8d 0b00 	vstr	d0, [sp]
 800a8b2:	9a01      	ldr	r2, [sp, #4]
 800a8b4:	4b0f      	ldr	r3, [pc, #60]	; (800a8f4 <__ulp+0x48>)
 800a8b6:	4013      	ands	r3, r2
 800a8b8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	dc08      	bgt.n	800a8d2 <__ulp+0x26>
 800a8c0:	425b      	negs	r3, r3
 800a8c2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a8c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a8ca:	da04      	bge.n	800a8d6 <__ulp+0x2a>
 800a8cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a8d0:	4113      	asrs	r3, r2
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	e008      	b.n	800a8e8 <__ulp+0x3c>
 800a8d6:	f1a2 0314 	sub.w	r3, r2, #20
 800a8da:	2b1e      	cmp	r3, #30
 800a8dc:	bfda      	itte	le
 800a8de:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a8e2:	40da      	lsrle	r2, r3
 800a8e4:	2201      	movgt	r2, #1
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	ec41 0b10 	vmov	d0, r0, r1
 800a8f0:	b002      	add	sp, #8
 800a8f2:	4770      	bx	lr
 800a8f4:	7ff00000 	.word	0x7ff00000

0800a8f8 <__b2d>:
 800a8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8fc:	6906      	ldr	r6, [r0, #16]
 800a8fe:	f100 0814 	add.w	r8, r0, #20
 800a902:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a906:	1f37      	subs	r7, r6, #4
 800a908:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a90c:	4610      	mov	r0, r2
 800a90e:	f7ff fd53 	bl	800a3b8 <__hi0bits>
 800a912:	f1c0 0320 	rsb	r3, r0, #32
 800a916:	280a      	cmp	r0, #10
 800a918:	600b      	str	r3, [r1, #0]
 800a91a:	491b      	ldr	r1, [pc, #108]	; (800a988 <__b2d+0x90>)
 800a91c:	dc15      	bgt.n	800a94a <__b2d+0x52>
 800a91e:	f1c0 0c0b 	rsb	ip, r0, #11
 800a922:	fa22 f30c 	lsr.w	r3, r2, ip
 800a926:	45b8      	cmp	r8, r7
 800a928:	ea43 0501 	orr.w	r5, r3, r1
 800a92c:	bf34      	ite	cc
 800a92e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a932:	2300      	movcs	r3, #0
 800a934:	3015      	adds	r0, #21
 800a936:	fa02 f000 	lsl.w	r0, r2, r0
 800a93a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a93e:	4303      	orrs	r3, r0
 800a940:	461c      	mov	r4, r3
 800a942:	ec45 4b10 	vmov	d0, r4, r5
 800a946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a94a:	45b8      	cmp	r8, r7
 800a94c:	bf3a      	itte	cc
 800a94e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a952:	f1a6 0708 	subcc.w	r7, r6, #8
 800a956:	2300      	movcs	r3, #0
 800a958:	380b      	subs	r0, #11
 800a95a:	d012      	beq.n	800a982 <__b2d+0x8a>
 800a95c:	f1c0 0120 	rsb	r1, r0, #32
 800a960:	fa23 f401 	lsr.w	r4, r3, r1
 800a964:	4082      	lsls	r2, r0
 800a966:	4322      	orrs	r2, r4
 800a968:	4547      	cmp	r7, r8
 800a96a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a96e:	bf8c      	ite	hi
 800a970:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a974:	2200      	movls	r2, #0
 800a976:	4083      	lsls	r3, r0
 800a978:	40ca      	lsrs	r2, r1
 800a97a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a97e:	4313      	orrs	r3, r2
 800a980:	e7de      	b.n	800a940 <__b2d+0x48>
 800a982:	ea42 0501 	orr.w	r5, r2, r1
 800a986:	e7db      	b.n	800a940 <__b2d+0x48>
 800a988:	3ff00000 	.word	0x3ff00000

0800a98c <__d2b>:
 800a98c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a990:	460f      	mov	r7, r1
 800a992:	2101      	movs	r1, #1
 800a994:	ec59 8b10 	vmov	r8, r9, d0
 800a998:	4616      	mov	r6, r2
 800a99a:	f7ff fc1b 	bl	800a1d4 <_Balloc>
 800a99e:	4604      	mov	r4, r0
 800a9a0:	b930      	cbnz	r0, 800a9b0 <__d2b+0x24>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	4b24      	ldr	r3, [pc, #144]	; (800aa38 <__d2b+0xac>)
 800a9a6:	4825      	ldr	r0, [pc, #148]	; (800aa3c <__d2b+0xb0>)
 800a9a8:	f240 310f 	movw	r1, #783	; 0x30f
 800a9ac:	f7fd ff54 	bl	8008858 <__assert_func>
 800a9b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a9b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9b8:	bb2d      	cbnz	r5, 800aa06 <__d2b+0x7a>
 800a9ba:	9301      	str	r3, [sp, #4]
 800a9bc:	f1b8 0300 	subs.w	r3, r8, #0
 800a9c0:	d026      	beq.n	800aa10 <__d2b+0x84>
 800a9c2:	4668      	mov	r0, sp
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	f7ff fd17 	bl	800a3f8 <__lo0bits>
 800a9ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a9ce:	b1e8      	cbz	r0, 800aa0c <__d2b+0x80>
 800a9d0:	f1c0 0320 	rsb	r3, r0, #32
 800a9d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9d8:	430b      	orrs	r3, r1
 800a9da:	40c2      	lsrs	r2, r0
 800a9dc:	6163      	str	r3, [r4, #20]
 800a9de:	9201      	str	r2, [sp, #4]
 800a9e0:	9b01      	ldr	r3, [sp, #4]
 800a9e2:	61a3      	str	r3, [r4, #24]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	bf14      	ite	ne
 800a9e8:	2202      	movne	r2, #2
 800a9ea:	2201      	moveq	r2, #1
 800a9ec:	6122      	str	r2, [r4, #16]
 800a9ee:	b1bd      	cbz	r5, 800aa20 <__d2b+0x94>
 800a9f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9f4:	4405      	add	r5, r0
 800a9f6:	603d      	str	r5, [r7, #0]
 800a9f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9fc:	6030      	str	r0, [r6, #0]
 800a9fe:	4620      	mov	r0, r4
 800aa00:	b003      	add	sp, #12
 800aa02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa0a:	e7d6      	b.n	800a9ba <__d2b+0x2e>
 800aa0c:	6161      	str	r1, [r4, #20]
 800aa0e:	e7e7      	b.n	800a9e0 <__d2b+0x54>
 800aa10:	a801      	add	r0, sp, #4
 800aa12:	f7ff fcf1 	bl	800a3f8 <__lo0bits>
 800aa16:	9b01      	ldr	r3, [sp, #4]
 800aa18:	6163      	str	r3, [r4, #20]
 800aa1a:	3020      	adds	r0, #32
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	e7e5      	b.n	800a9ec <__d2b+0x60>
 800aa20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aa28:	6038      	str	r0, [r7, #0]
 800aa2a:	6918      	ldr	r0, [r3, #16]
 800aa2c:	f7ff fcc4 	bl	800a3b8 <__hi0bits>
 800aa30:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aa34:	e7e2      	b.n	800a9fc <__d2b+0x70>
 800aa36:	bf00      	nop
 800aa38:	0800e410 	.word	0x0800e410
 800aa3c:	0800e492 	.word	0x0800e492

0800aa40 <__ratio>:
 800aa40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa44:	4688      	mov	r8, r1
 800aa46:	4669      	mov	r1, sp
 800aa48:	4681      	mov	r9, r0
 800aa4a:	f7ff ff55 	bl	800a8f8 <__b2d>
 800aa4e:	a901      	add	r1, sp, #4
 800aa50:	4640      	mov	r0, r8
 800aa52:	ec55 4b10 	vmov	r4, r5, d0
 800aa56:	f7ff ff4f 	bl	800a8f8 <__b2d>
 800aa5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aa5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800aa62:	eba3 0c02 	sub.w	ip, r3, r2
 800aa66:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aa6a:	1a9b      	subs	r3, r3, r2
 800aa6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800aa70:	ec51 0b10 	vmov	r0, r1, d0
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	bfd6      	itet	le
 800aa78:	460a      	movle	r2, r1
 800aa7a:	462a      	movgt	r2, r5
 800aa7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800aa80:	468b      	mov	fp, r1
 800aa82:	462f      	mov	r7, r5
 800aa84:	bfd4      	ite	le
 800aa86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aa8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800aa8e:	4620      	mov	r0, r4
 800aa90:	ee10 2a10 	vmov	r2, s0
 800aa94:	465b      	mov	r3, fp
 800aa96:	4639      	mov	r1, r7
 800aa98:	f7f5 fee2 	bl	8000860 <__aeabi_ddiv>
 800aa9c:	ec41 0b10 	vmov	d0, r0, r1
 800aaa0:	b003      	add	sp, #12
 800aaa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aaa6 <__copybits>:
 800aaa6:	3901      	subs	r1, #1
 800aaa8:	b570      	push	{r4, r5, r6, lr}
 800aaaa:	1149      	asrs	r1, r1, #5
 800aaac:	6914      	ldr	r4, [r2, #16]
 800aaae:	3101      	adds	r1, #1
 800aab0:	f102 0314 	add.w	r3, r2, #20
 800aab4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aab8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aabc:	1f05      	subs	r5, r0, #4
 800aabe:	42a3      	cmp	r3, r4
 800aac0:	d30c      	bcc.n	800aadc <__copybits+0x36>
 800aac2:	1aa3      	subs	r3, r4, r2
 800aac4:	3b11      	subs	r3, #17
 800aac6:	f023 0303 	bic.w	r3, r3, #3
 800aaca:	3211      	adds	r2, #17
 800aacc:	42a2      	cmp	r2, r4
 800aace:	bf88      	it	hi
 800aad0:	2300      	movhi	r3, #0
 800aad2:	4418      	add	r0, r3
 800aad4:	2300      	movs	r3, #0
 800aad6:	4288      	cmp	r0, r1
 800aad8:	d305      	bcc.n	800aae6 <__copybits+0x40>
 800aada:	bd70      	pop	{r4, r5, r6, pc}
 800aadc:	f853 6b04 	ldr.w	r6, [r3], #4
 800aae0:	f845 6f04 	str.w	r6, [r5, #4]!
 800aae4:	e7eb      	b.n	800aabe <__copybits+0x18>
 800aae6:	f840 3b04 	str.w	r3, [r0], #4
 800aaea:	e7f4      	b.n	800aad6 <__copybits+0x30>

0800aaec <__any_on>:
 800aaec:	f100 0214 	add.w	r2, r0, #20
 800aaf0:	6900      	ldr	r0, [r0, #16]
 800aaf2:	114b      	asrs	r3, r1, #5
 800aaf4:	4298      	cmp	r0, r3
 800aaf6:	b510      	push	{r4, lr}
 800aaf8:	db11      	blt.n	800ab1e <__any_on+0x32>
 800aafa:	dd0a      	ble.n	800ab12 <__any_on+0x26>
 800aafc:	f011 011f 	ands.w	r1, r1, #31
 800ab00:	d007      	beq.n	800ab12 <__any_on+0x26>
 800ab02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ab06:	fa24 f001 	lsr.w	r0, r4, r1
 800ab0a:	fa00 f101 	lsl.w	r1, r0, r1
 800ab0e:	428c      	cmp	r4, r1
 800ab10:	d10b      	bne.n	800ab2a <__any_on+0x3e>
 800ab12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ab16:	4293      	cmp	r3, r2
 800ab18:	d803      	bhi.n	800ab22 <__any_on+0x36>
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	bd10      	pop	{r4, pc}
 800ab1e:	4603      	mov	r3, r0
 800ab20:	e7f7      	b.n	800ab12 <__any_on+0x26>
 800ab22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab26:	2900      	cmp	r1, #0
 800ab28:	d0f5      	beq.n	800ab16 <__any_on+0x2a>
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e7f6      	b.n	800ab1c <__any_on+0x30>

0800ab2e <__sread>:
 800ab2e:	b510      	push	{r4, lr}
 800ab30:	460c      	mov	r4, r1
 800ab32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab36:	f000 f8c7 	bl	800acc8 <_read_r>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	bfab      	itete	ge
 800ab3e:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ab40:	89a3      	ldrhlt	r3, [r4, #12]
 800ab42:	181b      	addge	r3, r3, r0
 800ab44:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab48:	bfac      	ite	ge
 800ab4a:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab4c:	81a3      	strhlt	r3, [r4, #12]
 800ab4e:	bd10      	pop	{r4, pc}

0800ab50 <__swrite>:
 800ab50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab54:	461f      	mov	r7, r3
 800ab56:	898b      	ldrh	r3, [r1, #12]
 800ab58:	05db      	lsls	r3, r3, #23
 800ab5a:	4605      	mov	r5, r0
 800ab5c:	460c      	mov	r4, r1
 800ab5e:	4616      	mov	r6, r2
 800ab60:	d505      	bpl.n	800ab6e <__swrite+0x1e>
 800ab62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab66:	2302      	movs	r3, #2
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f000 f89b 	bl	800aca4 <_lseek_r>
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab78:	81a3      	strh	r3, [r4, #12]
 800ab7a:	4632      	mov	r2, r6
 800ab7c:	463b      	mov	r3, r7
 800ab7e:	4628      	mov	r0, r5
 800ab80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab84:	f000 b8c2 	b.w	800ad0c <_write_r>

0800ab88 <__sseek>:
 800ab88:	b510      	push	{r4, lr}
 800ab8a:	460c      	mov	r4, r1
 800ab8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab90:	f000 f888 	bl	800aca4 <_lseek_r>
 800ab94:	1c43      	adds	r3, r0, #1
 800ab96:	89a3      	ldrh	r3, [r4, #12]
 800ab98:	bf15      	itete	ne
 800ab9a:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab9c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aba0:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aba4:	81a3      	strheq	r3, [r4, #12]
 800aba6:	bf18      	it	ne
 800aba8:	81a3      	strhne	r3, [r4, #12]
 800abaa:	bd10      	pop	{r4, pc}

0800abac <__sclose>:
 800abac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abb0:	f000 b868 	b.w	800ac84 <_close_r>

0800abb4 <fiprintf>:
 800abb4:	b40e      	push	{r1, r2, r3}
 800abb6:	b503      	push	{r0, r1, lr}
 800abb8:	4601      	mov	r1, r0
 800abba:	ab03      	add	r3, sp, #12
 800abbc:	4805      	ldr	r0, [pc, #20]	; (800abd4 <fiprintf+0x20>)
 800abbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800abc2:	6800      	ldr	r0, [r0, #0]
 800abc4:	9301      	str	r3, [sp, #4]
 800abc6:	f000 f947 	bl	800ae58 <_vfiprintf_r>
 800abca:	b002      	add	sp, #8
 800abcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800abd0:	b003      	add	sp, #12
 800abd2:	4770      	bx	lr
 800abd4:	200001f4 	.word	0x200001f4

0800abd8 <_realloc_r>:
 800abd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abdc:	4680      	mov	r8, r0
 800abde:	4614      	mov	r4, r2
 800abe0:	460e      	mov	r6, r1
 800abe2:	b921      	cbnz	r1, 800abee <_realloc_r+0x16>
 800abe4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abe8:	4611      	mov	r1, r2
 800abea:	f7ff b9a7 	b.w	8009f3c <_malloc_r>
 800abee:	b92a      	cbnz	r2, 800abfc <_realloc_r+0x24>
 800abf0:	f000 f8bc 	bl	800ad6c <_free_r>
 800abf4:	4625      	mov	r5, r4
 800abf6:	4628      	mov	r0, r5
 800abf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abfc:	f000 fa46 	bl	800b08c <_malloc_usable_size_r>
 800ac00:	4284      	cmp	r4, r0
 800ac02:	4607      	mov	r7, r0
 800ac04:	d802      	bhi.n	800ac0c <_realloc_r+0x34>
 800ac06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac0a:	d812      	bhi.n	800ac32 <_realloc_r+0x5a>
 800ac0c:	4621      	mov	r1, r4
 800ac0e:	4640      	mov	r0, r8
 800ac10:	f7ff f994 	bl	8009f3c <_malloc_r>
 800ac14:	4605      	mov	r5, r0
 800ac16:	2800      	cmp	r0, #0
 800ac18:	d0ed      	beq.n	800abf6 <_realloc_r+0x1e>
 800ac1a:	42bc      	cmp	r4, r7
 800ac1c:	4622      	mov	r2, r4
 800ac1e:	4631      	mov	r1, r6
 800ac20:	bf28      	it	cs
 800ac22:	463a      	movcs	r2, r7
 800ac24:	f7fd fe02 	bl	800882c <memcpy>
 800ac28:	4631      	mov	r1, r6
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	f000 f89e 	bl	800ad6c <_free_r>
 800ac30:	e7e1      	b.n	800abf6 <_realloc_r+0x1e>
 800ac32:	4635      	mov	r5, r6
 800ac34:	e7df      	b.n	800abf6 <_realloc_r+0x1e>

0800ac36 <__ascii_wctomb>:
 800ac36:	b149      	cbz	r1, 800ac4c <__ascii_wctomb+0x16>
 800ac38:	2aff      	cmp	r2, #255	; 0xff
 800ac3a:	bf85      	ittet	hi
 800ac3c:	238a      	movhi	r3, #138	; 0x8a
 800ac3e:	6003      	strhi	r3, [r0, #0]
 800ac40:	700a      	strbls	r2, [r1, #0]
 800ac42:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ac46:	bf98      	it	ls
 800ac48:	2001      	movls	r0, #1
 800ac4a:	4770      	bx	lr
 800ac4c:	4608      	mov	r0, r1
 800ac4e:	4770      	bx	lr

0800ac50 <memmove>:
 800ac50:	4288      	cmp	r0, r1
 800ac52:	b510      	push	{r4, lr}
 800ac54:	eb01 0402 	add.w	r4, r1, r2
 800ac58:	d902      	bls.n	800ac60 <memmove+0x10>
 800ac5a:	4284      	cmp	r4, r0
 800ac5c:	4623      	mov	r3, r4
 800ac5e:	d807      	bhi.n	800ac70 <memmove+0x20>
 800ac60:	1e43      	subs	r3, r0, #1
 800ac62:	42a1      	cmp	r1, r4
 800ac64:	d008      	beq.n	800ac78 <memmove+0x28>
 800ac66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac6e:	e7f8      	b.n	800ac62 <memmove+0x12>
 800ac70:	4402      	add	r2, r0
 800ac72:	4601      	mov	r1, r0
 800ac74:	428a      	cmp	r2, r1
 800ac76:	d100      	bne.n	800ac7a <memmove+0x2a>
 800ac78:	bd10      	pop	{r4, pc}
 800ac7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac82:	e7f7      	b.n	800ac74 <memmove+0x24>

0800ac84 <_close_r>:
 800ac84:	b538      	push	{r3, r4, r5, lr}
 800ac86:	4d06      	ldr	r5, [pc, #24]	; (800aca0 <_close_r+0x1c>)
 800ac88:	2300      	movs	r3, #0
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	4608      	mov	r0, r1
 800ac8e:	602b      	str	r3, [r5, #0]
 800ac90:	f7f8 fa7b 	bl	800318a <_close>
 800ac94:	1c43      	adds	r3, r0, #1
 800ac96:	d102      	bne.n	800ac9e <_close_r+0x1a>
 800ac98:	682b      	ldr	r3, [r5, #0]
 800ac9a:	b103      	cbz	r3, 800ac9e <_close_r+0x1a>
 800ac9c:	6023      	str	r3, [r4, #0]
 800ac9e:	bd38      	pop	{r3, r4, r5, pc}
 800aca0:	20000fb8 	.word	0x20000fb8

0800aca4 <_lseek_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4d07      	ldr	r5, [pc, #28]	; (800acc4 <_lseek_r+0x20>)
 800aca8:	4604      	mov	r4, r0
 800acaa:	4608      	mov	r0, r1
 800acac:	4611      	mov	r1, r2
 800acae:	2200      	movs	r2, #0
 800acb0:	602a      	str	r2, [r5, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	f7f8 fa90 	bl	80031d8 <_lseek>
 800acb8:	1c43      	adds	r3, r0, #1
 800acba:	d102      	bne.n	800acc2 <_lseek_r+0x1e>
 800acbc:	682b      	ldr	r3, [r5, #0]
 800acbe:	b103      	cbz	r3, 800acc2 <_lseek_r+0x1e>
 800acc0:	6023      	str	r3, [r4, #0]
 800acc2:	bd38      	pop	{r3, r4, r5, pc}
 800acc4:	20000fb8 	.word	0x20000fb8

0800acc8 <_read_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d07      	ldr	r5, [pc, #28]	; (800ace8 <_read_r+0x20>)
 800accc:	4604      	mov	r4, r0
 800acce:	4608      	mov	r0, r1
 800acd0:	4611      	mov	r1, r2
 800acd2:	2200      	movs	r2, #0
 800acd4:	602a      	str	r2, [r5, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	f7f8 fa1e 	bl	8003118 <_read>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_read_r+0x1e>
 800ace0:	682b      	ldr	r3, [r5, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_read_r+0x1e>
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	20000fb8 	.word	0x20000fb8

0800acec <_sbrk_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d06      	ldr	r5, [pc, #24]	; (800ad08 <_sbrk_r+0x1c>)
 800acf0:	2300      	movs	r3, #0
 800acf2:	4604      	mov	r4, r0
 800acf4:	4608      	mov	r0, r1
 800acf6:	602b      	str	r3, [r5, #0]
 800acf8:	f7f8 fa7c 	bl	80031f4 <_sbrk>
 800acfc:	1c43      	adds	r3, r0, #1
 800acfe:	d102      	bne.n	800ad06 <_sbrk_r+0x1a>
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	b103      	cbz	r3, 800ad06 <_sbrk_r+0x1a>
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	20000fb8 	.word	0x20000fb8

0800ad0c <_write_r>:
 800ad0c:	b538      	push	{r3, r4, r5, lr}
 800ad0e:	4d07      	ldr	r5, [pc, #28]	; (800ad2c <_write_r+0x20>)
 800ad10:	4604      	mov	r4, r0
 800ad12:	4608      	mov	r0, r1
 800ad14:	4611      	mov	r1, r2
 800ad16:	2200      	movs	r2, #0
 800ad18:	602a      	str	r2, [r5, #0]
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	f7f8 fa19 	bl	8003152 <_write>
 800ad20:	1c43      	adds	r3, r0, #1
 800ad22:	d102      	bne.n	800ad2a <_write_r+0x1e>
 800ad24:	682b      	ldr	r3, [r5, #0]
 800ad26:	b103      	cbz	r3, 800ad2a <_write_r+0x1e>
 800ad28:	6023      	str	r3, [r4, #0]
 800ad2a:	bd38      	pop	{r3, r4, r5, pc}
 800ad2c:	20000fb8 	.word	0x20000fb8

0800ad30 <abort>:
 800ad30:	b508      	push	{r3, lr}
 800ad32:	2006      	movs	r0, #6
 800ad34:	f000 faf4 	bl	800b320 <raise>
 800ad38:	2001      	movs	r0, #1
 800ad3a:	f7f8 f9e3 	bl	8003104 <_exit>

0800ad3e <_calloc_r>:
 800ad3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad40:	fba1 2402 	umull	r2, r4, r1, r2
 800ad44:	b94c      	cbnz	r4, 800ad5a <_calloc_r+0x1c>
 800ad46:	4611      	mov	r1, r2
 800ad48:	9201      	str	r2, [sp, #4]
 800ad4a:	f7ff f8f7 	bl	8009f3c <_malloc_r>
 800ad4e:	9a01      	ldr	r2, [sp, #4]
 800ad50:	4605      	mov	r5, r0
 800ad52:	b930      	cbnz	r0, 800ad62 <_calloc_r+0x24>
 800ad54:	4628      	mov	r0, r5
 800ad56:	b003      	add	sp, #12
 800ad58:	bd30      	pop	{r4, r5, pc}
 800ad5a:	220c      	movs	r2, #12
 800ad5c:	6002      	str	r2, [r0, #0]
 800ad5e:	2500      	movs	r5, #0
 800ad60:	e7f8      	b.n	800ad54 <_calloc_r+0x16>
 800ad62:	4621      	mov	r1, r4
 800ad64:	f7fd fd2a 	bl	80087bc <memset>
 800ad68:	e7f4      	b.n	800ad54 <_calloc_r+0x16>
	...

0800ad6c <_free_r>:
 800ad6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad6e:	2900      	cmp	r1, #0
 800ad70:	d044      	beq.n	800adfc <_free_r+0x90>
 800ad72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad76:	9001      	str	r0, [sp, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	f1a1 0404 	sub.w	r4, r1, #4
 800ad7e:	bfb8      	it	lt
 800ad80:	18e4      	addlt	r4, r4, r3
 800ad82:	f7ff fa1b 	bl	800a1bc <__malloc_lock>
 800ad86:	4a1e      	ldr	r2, [pc, #120]	; (800ae00 <_free_r+0x94>)
 800ad88:	9801      	ldr	r0, [sp, #4]
 800ad8a:	6813      	ldr	r3, [r2, #0]
 800ad8c:	b933      	cbnz	r3, 800ad9c <_free_r+0x30>
 800ad8e:	6063      	str	r3, [r4, #4]
 800ad90:	6014      	str	r4, [r2, #0]
 800ad92:	b003      	add	sp, #12
 800ad94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad98:	f7ff ba16 	b.w	800a1c8 <__malloc_unlock>
 800ad9c:	42a3      	cmp	r3, r4
 800ad9e:	d908      	bls.n	800adb2 <_free_r+0x46>
 800ada0:	6825      	ldr	r5, [r4, #0]
 800ada2:	1961      	adds	r1, r4, r5
 800ada4:	428b      	cmp	r3, r1
 800ada6:	bf01      	itttt	eq
 800ada8:	6819      	ldreq	r1, [r3, #0]
 800adaa:	685b      	ldreq	r3, [r3, #4]
 800adac:	1949      	addeq	r1, r1, r5
 800adae:	6021      	streq	r1, [r4, #0]
 800adb0:	e7ed      	b.n	800ad8e <_free_r+0x22>
 800adb2:	461a      	mov	r2, r3
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	b10b      	cbz	r3, 800adbc <_free_r+0x50>
 800adb8:	42a3      	cmp	r3, r4
 800adba:	d9fa      	bls.n	800adb2 <_free_r+0x46>
 800adbc:	6811      	ldr	r1, [r2, #0]
 800adbe:	1855      	adds	r5, r2, r1
 800adc0:	42a5      	cmp	r5, r4
 800adc2:	d10b      	bne.n	800addc <_free_r+0x70>
 800adc4:	6824      	ldr	r4, [r4, #0]
 800adc6:	4421      	add	r1, r4
 800adc8:	1854      	adds	r4, r2, r1
 800adca:	42a3      	cmp	r3, r4
 800adcc:	6011      	str	r1, [r2, #0]
 800adce:	d1e0      	bne.n	800ad92 <_free_r+0x26>
 800add0:	681c      	ldr	r4, [r3, #0]
 800add2:	685b      	ldr	r3, [r3, #4]
 800add4:	6053      	str	r3, [r2, #4]
 800add6:	440c      	add	r4, r1
 800add8:	6014      	str	r4, [r2, #0]
 800adda:	e7da      	b.n	800ad92 <_free_r+0x26>
 800addc:	d902      	bls.n	800ade4 <_free_r+0x78>
 800adde:	230c      	movs	r3, #12
 800ade0:	6003      	str	r3, [r0, #0]
 800ade2:	e7d6      	b.n	800ad92 <_free_r+0x26>
 800ade4:	6825      	ldr	r5, [r4, #0]
 800ade6:	1961      	adds	r1, r4, r5
 800ade8:	428b      	cmp	r3, r1
 800adea:	bf04      	itt	eq
 800adec:	6819      	ldreq	r1, [r3, #0]
 800adee:	685b      	ldreq	r3, [r3, #4]
 800adf0:	6063      	str	r3, [r4, #4]
 800adf2:	bf04      	itt	eq
 800adf4:	1949      	addeq	r1, r1, r5
 800adf6:	6021      	streq	r1, [r4, #0]
 800adf8:	6054      	str	r4, [r2, #4]
 800adfa:	e7ca      	b.n	800ad92 <_free_r+0x26>
 800adfc:	b003      	add	sp, #12
 800adfe:	bd30      	pop	{r4, r5, pc}
 800ae00:	20000fb0 	.word	0x20000fb0

0800ae04 <__sfputc_r>:
 800ae04:	6893      	ldr	r3, [r2, #8]
 800ae06:	3b01      	subs	r3, #1
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	b410      	push	{r4}
 800ae0c:	6093      	str	r3, [r2, #8]
 800ae0e:	da08      	bge.n	800ae22 <__sfputc_r+0x1e>
 800ae10:	6994      	ldr	r4, [r2, #24]
 800ae12:	42a3      	cmp	r3, r4
 800ae14:	db01      	blt.n	800ae1a <__sfputc_r+0x16>
 800ae16:	290a      	cmp	r1, #10
 800ae18:	d103      	bne.n	800ae22 <__sfputc_r+0x1e>
 800ae1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae1e:	f000 b93d 	b.w	800b09c <__swbuf_r>
 800ae22:	6813      	ldr	r3, [r2, #0]
 800ae24:	1c58      	adds	r0, r3, #1
 800ae26:	6010      	str	r0, [r2, #0]
 800ae28:	7019      	strb	r1, [r3, #0]
 800ae2a:	4608      	mov	r0, r1
 800ae2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae30:	4770      	bx	lr

0800ae32 <__sfputs_r>:
 800ae32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae34:	4606      	mov	r6, r0
 800ae36:	460f      	mov	r7, r1
 800ae38:	4614      	mov	r4, r2
 800ae3a:	18d5      	adds	r5, r2, r3
 800ae3c:	42ac      	cmp	r4, r5
 800ae3e:	d101      	bne.n	800ae44 <__sfputs_r+0x12>
 800ae40:	2000      	movs	r0, #0
 800ae42:	e007      	b.n	800ae54 <__sfputs_r+0x22>
 800ae44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae48:	463a      	mov	r2, r7
 800ae4a:	4630      	mov	r0, r6
 800ae4c:	f7ff ffda 	bl	800ae04 <__sfputc_r>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d1f3      	bne.n	800ae3c <__sfputs_r+0xa>
 800ae54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ae58 <_vfiprintf_r>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	b09d      	sub	sp, #116	; 0x74
 800ae60:	4614      	mov	r4, r2
 800ae62:	4698      	mov	r8, r3
 800ae64:	4606      	mov	r6, r0
 800ae66:	b118      	cbz	r0, 800ae70 <_vfiprintf_r+0x18>
 800ae68:	6a03      	ldr	r3, [r0, #32]
 800ae6a:	b90b      	cbnz	r3, 800ae70 <_vfiprintf_r+0x18>
 800ae6c:	f7fc fd92 	bl	8007994 <__sinit>
 800ae70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae72:	07d9      	lsls	r1, r3, #31
 800ae74:	d405      	bmi.n	800ae82 <_vfiprintf_r+0x2a>
 800ae76:	89ab      	ldrh	r3, [r5, #12]
 800ae78:	059a      	lsls	r2, r3, #22
 800ae7a:	d402      	bmi.n	800ae82 <_vfiprintf_r+0x2a>
 800ae7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae7e:	f7fd fcd3 	bl	8008828 <__retarget_lock_acquire_recursive>
 800ae82:	89ab      	ldrh	r3, [r5, #12]
 800ae84:	071b      	lsls	r3, r3, #28
 800ae86:	d501      	bpl.n	800ae8c <_vfiprintf_r+0x34>
 800ae88:	692b      	ldr	r3, [r5, #16]
 800ae8a:	b99b      	cbnz	r3, 800aeb4 <_vfiprintf_r+0x5c>
 800ae8c:	4629      	mov	r1, r5
 800ae8e:	4630      	mov	r0, r6
 800ae90:	f000 f942 	bl	800b118 <__swsetup_r>
 800ae94:	b170      	cbz	r0, 800aeb4 <_vfiprintf_r+0x5c>
 800ae96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae98:	07dc      	lsls	r4, r3, #31
 800ae9a:	d504      	bpl.n	800aea6 <_vfiprintf_r+0x4e>
 800ae9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aea0:	b01d      	add	sp, #116	; 0x74
 800aea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea6:	89ab      	ldrh	r3, [r5, #12]
 800aea8:	0598      	lsls	r0, r3, #22
 800aeaa:	d4f7      	bmi.n	800ae9c <_vfiprintf_r+0x44>
 800aeac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeae:	f7fd fcbc 	bl	800882a <__retarget_lock_release_recursive>
 800aeb2:	e7f3      	b.n	800ae9c <_vfiprintf_r+0x44>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	9309      	str	r3, [sp, #36]	; 0x24
 800aeb8:	2320      	movs	r3, #32
 800aeba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aebe:	f8cd 800c 	str.w	r8, [sp, #12]
 800aec2:	2330      	movs	r3, #48	; 0x30
 800aec4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b078 <_vfiprintf_r+0x220>
 800aec8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aecc:	f04f 0901 	mov.w	r9, #1
 800aed0:	4623      	mov	r3, r4
 800aed2:	469a      	mov	sl, r3
 800aed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aed8:	b10a      	cbz	r2, 800aede <_vfiprintf_r+0x86>
 800aeda:	2a25      	cmp	r2, #37	; 0x25
 800aedc:	d1f9      	bne.n	800aed2 <_vfiprintf_r+0x7a>
 800aede:	ebba 0b04 	subs.w	fp, sl, r4
 800aee2:	d00b      	beq.n	800aefc <_vfiprintf_r+0xa4>
 800aee4:	465b      	mov	r3, fp
 800aee6:	4622      	mov	r2, r4
 800aee8:	4629      	mov	r1, r5
 800aeea:	4630      	mov	r0, r6
 800aeec:	f7ff ffa1 	bl	800ae32 <__sfputs_r>
 800aef0:	3001      	adds	r0, #1
 800aef2:	f000 80a9 	beq.w	800b048 <_vfiprintf_r+0x1f0>
 800aef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aef8:	445a      	add	r2, fp
 800aefa:	9209      	str	r2, [sp, #36]	; 0x24
 800aefc:	f89a 3000 	ldrb.w	r3, [sl]
 800af00:	2b00      	cmp	r3, #0
 800af02:	f000 80a1 	beq.w	800b048 <_vfiprintf_r+0x1f0>
 800af06:	2300      	movs	r3, #0
 800af08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af10:	f10a 0a01 	add.w	sl, sl, #1
 800af14:	9304      	str	r3, [sp, #16]
 800af16:	9307      	str	r3, [sp, #28]
 800af18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af1c:	931a      	str	r3, [sp, #104]	; 0x68
 800af1e:	4654      	mov	r4, sl
 800af20:	2205      	movs	r2, #5
 800af22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af26:	4854      	ldr	r0, [pc, #336]	; (800b078 <_vfiprintf_r+0x220>)
 800af28:	f7f5 f952 	bl	80001d0 <memchr>
 800af2c:	9a04      	ldr	r2, [sp, #16]
 800af2e:	b9d8      	cbnz	r0, 800af68 <_vfiprintf_r+0x110>
 800af30:	06d1      	lsls	r1, r2, #27
 800af32:	bf44      	itt	mi
 800af34:	2320      	movmi	r3, #32
 800af36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af3a:	0713      	lsls	r3, r2, #28
 800af3c:	bf44      	itt	mi
 800af3e:	232b      	movmi	r3, #43	; 0x2b
 800af40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af44:	f89a 3000 	ldrb.w	r3, [sl]
 800af48:	2b2a      	cmp	r3, #42	; 0x2a
 800af4a:	d015      	beq.n	800af78 <_vfiprintf_r+0x120>
 800af4c:	9a07      	ldr	r2, [sp, #28]
 800af4e:	4654      	mov	r4, sl
 800af50:	2000      	movs	r0, #0
 800af52:	f04f 0c0a 	mov.w	ip, #10
 800af56:	4621      	mov	r1, r4
 800af58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af5c:	3b30      	subs	r3, #48	; 0x30
 800af5e:	2b09      	cmp	r3, #9
 800af60:	d94d      	bls.n	800affe <_vfiprintf_r+0x1a6>
 800af62:	b1b0      	cbz	r0, 800af92 <_vfiprintf_r+0x13a>
 800af64:	9207      	str	r2, [sp, #28]
 800af66:	e014      	b.n	800af92 <_vfiprintf_r+0x13a>
 800af68:	eba0 0308 	sub.w	r3, r0, r8
 800af6c:	fa09 f303 	lsl.w	r3, r9, r3
 800af70:	4313      	orrs	r3, r2
 800af72:	9304      	str	r3, [sp, #16]
 800af74:	46a2      	mov	sl, r4
 800af76:	e7d2      	b.n	800af1e <_vfiprintf_r+0xc6>
 800af78:	9b03      	ldr	r3, [sp, #12]
 800af7a:	1d19      	adds	r1, r3, #4
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	9103      	str	r1, [sp, #12]
 800af80:	2b00      	cmp	r3, #0
 800af82:	bfbb      	ittet	lt
 800af84:	425b      	neglt	r3, r3
 800af86:	f042 0202 	orrlt.w	r2, r2, #2
 800af8a:	9307      	strge	r3, [sp, #28]
 800af8c:	9307      	strlt	r3, [sp, #28]
 800af8e:	bfb8      	it	lt
 800af90:	9204      	strlt	r2, [sp, #16]
 800af92:	7823      	ldrb	r3, [r4, #0]
 800af94:	2b2e      	cmp	r3, #46	; 0x2e
 800af96:	d10c      	bne.n	800afb2 <_vfiprintf_r+0x15a>
 800af98:	7863      	ldrb	r3, [r4, #1]
 800af9a:	2b2a      	cmp	r3, #42	; 0x2a
 800af9c:	d134      	bne.n	800b008 <_vfiprintf_r+0x1b0>
 800af9e:	9b03      	ldr	r3, [sp, #12]
 800afa0:	1d1a      	adds	r2, r3, #4
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	9203      	str	r2, [sp, #12]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	bfb8      	it	lt
 800afaa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800afae:	3402      	adds	r4, #2
 800afb0:	9305      	str	r3, [sp, #20]
 800afb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b088 <_vfiprintf_r+0x230>
 800afb6:	7821      	ldrb	r1, [r4, #0]
 800afb8:	2203      	movs	r2, #3
 800afba:	4650      	mov	r0, sl
 800afbc:	f7f5 f908 	bl	80001d0 <memchr>
 800afc0:	b138      	cbz	r0, 800afd2 <_vfiprintf_r+0x17a>
 800afc2:	9b04      	ldr	r3, [sp, #16]
 800afc4:	eba0 000a 	sub.w	r0, r0, sl
 800afc8:	2240      	movs	r2, #64	; 0x40
 800afca:	4082      	lsls	r2, r0
 800afcc:	4313      	orrs	r3, r2
 800afce:	3401      	adds	r4, #1
 800afd0:	9304      	str	r3, [sp, #16]
 800afd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afd6:	4829      	ldr	r0, [pc, #164]	; (800b07c <_vfiprintf_r+0x224>)
 800afd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800afdc:	2206      	movs	r2, #6
 800afde:	f7f5 f8f7 	bl	80001d0 <memchr>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	d03f      	beq.n	800b066 <_vfiprintf_r+0x20e>
 800afe6:	4b26      	ldr	r3, [pc, #152]	; (800b080 <_vfiprintf_r+0x228>)
 800afe8:	bb1b      	cbnz	r3, 800b032 <_vfiprintf_r+0x1da>
 800afea:	9b03      	ldr	r3, [sp, #12]
 800afec:	3307      	adds	r3, #7
 800afee:	f023 0307 	bic.w	r3, r3, #7
 800aff2:	3308      	adds	r3, #8
 800aff4:	9303      	str	r3, [sp, #12]
 800aff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff8:	443b      	add	r3, r7
 800affa:	9309      	str	r3, [sp, #36]	; 0x24
 800affc:	e768      	b.n	800aed0 <_vfiprintf_r+0x78>
 800affe:	fb0c 3202 	mla	r2, ip, r2, r3
 800b002:	460c      	mov	r4, r1
 800b004:	2001      	movs	r0, #1
 800b006:	e7a6      	b.n	800af56 <_vfiprintf_r+0xfe>
 800b008:	2300      	movs	r3, #0
 800b00a:	3401      	adds	r4, #1
 800b00c:	9305      	str	r3, [sp, #20]
 800b00e:	4619      	mov	r1, r3
 800b010:	f04f 0c0a 	mov.w	ip, #10
 800b014:	4620      	mov	r0, r4
 800b016:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b01a:	3a30      	subs	r2, #48	; 0x30
 800b01c:	2a09      	cmp	r2, #9
 800b01e:	d903      	bls.n	800b028 <_vfiprintf_r+0x1d0>
 800b020:	2b00      	cmp	r3, #0
 800b022:	d0c6      	beq.n	800afb2 <_vfiprintf_r+0x15a>
 800b024:	9105      	str	r1, [sp, #20]
 800b026:	e7c4      	b.n	800afb2 <_vfiprintf_r+0x15a>
 800b028:	fb0c 2101 	mla	r1, ip, r1, r2
 800b02c:	4604      	mov	r4, r0
 800b02e:	2301      	movs	r3, #1
 800b030:	e7f0      	b.n	800b014 <_vfiprintf_r+0x1bc>
 800b032:	ab03      	add	r3, sp, #12
 800b034:	9300      	str	r3, [sp, #0]
 800b036:	462a      	mov	r2, r5
 800b038:	4b12      	ldr	r3, [pc, #72]	; (800b084 <_vfiprintf_r+0x22c>)
 800b03a:	a904      	add	r1, sp, #16
 800b03c:	4630      	mov	r0, r6
 800b03e:	f7fc f849 	bl	80070d4 <_printf_float>
 800b042:	4607      	mov	r7, r0
 800b044:	1c78      	adds	r0, r7, #1
 800b046:	d1d6      	bne.n	800aff6 <_vfiprintf_r+0x19e>
 800b048:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b04a:	07d9      	lsls	r1, r3, #31
 800b04c:	d405      	bmi.n	800b05a <_vfiprintf_r+0x202>
 800b04e:	89ab      	ldrh	r3, [r5, #12]
 800b050:	059a      	lsls	r2, r3, #22
 800b052:	d402      	bmi.n	800b05a <_vfiprintf_r+0x202>
 800b054:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b056:	f7fd fbe8 	bl	800882a <__retarget_lock_release_recursive>
 800b05a:	89ab      	ldrh	r3, [r5, #12]
 800b05c:	065b      	lsls	r3, r3, #25
 800b05e:	f53f af1d 	bmi.w	800ae9c <_vfiprintf_r+0x44>
 800b062:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b064:	e71c      	b.n	800aea0 <_vfiprintf_r+0x48>
 800b066:	ab03      	add	r3, sp, #12
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	462a      	mov	r2, r5
 800b06c:	4b05      	ldr	r3, [pc, #20]	; (800b084 <_vfiprintf_r+0x22c>)
 800b06e:	a904      	add	r1, sp, #16
 800b070:	4630      	mov	r0, r6
 800b072:	f7fc fad3 	bl	800761c <_printf_i>
 800b076:	e7e4      	b.n	800b042 <_vfiprintf_r+0x1ea>
 800b078:	0800e481 	.word	0x0800e481
 800b07c:	0800e48b 	.word	0x0800e48b
 800b080:	080070d5 	.word	0x080070d5
 800b084:	0800ae33 	.word	0x0800ae33
 800b088:	0800e487 	.word	0x0800e487

0800b08c <_malloc_usable_size_r>:
 800b08c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b090:	1f18      	subs	r0, r3, #4
 800b092:	2b00      	cmp	r3, #0
 800b094:	bfbc      	itt	lt
 800b096:	580b      	ldrlt	r3, [r1, r0]
 800b098:	18c0      	addlt	r0, r0, r3
 800b09a:	4770      	bx	lr

0800b09c <__swbuf_r>:
 800b09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09e:	460e      	mov	r6, r1
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	4605      	mov	r5, r0
 800b0a4:	b118      	cbz	r0, 800b0ae <__swbuf_r+0x12>
 800b0a6:	6a03      	ldr	r3, [r0, #32]
 800b0a8:	b90b      	cbnz	r3, 800b0ae <__swbuf_r+0x12>
 800b0aa:	f7fc fc73 	bl	8007994 <__sinit>
 800b0ae:	69a3      	ldr	r3, [r4, #24]
 800b0b0:	60a3      	str	r3, [r4, #8]
 800b0b2:	89a3      	ldrh	r3, [r4, #12]
 800b0b4:	071a      	lsls	r2, r3, #28
 800b0b6:	d525      	bpl.n	800b104 <__swbuf_r+0x68>
 800b0b8:	6923      	ldr	r3, [r4, #16]
 800b0ba:	b31b      	cbz	r3, 800b104 <__swbuf_r+0x68>
 800b0bc:	6823      	ldr	r3, [r4, #0]
 800b0be:	6922      	ldr	r2, [r4, #16]
 800b0c0:	1a98      	subs	r0, r3, r2
 800b0c2:	6963      	ldr	r3, [r4, #20]
 800b0c4:	b2f6      	uxtb	r6, r6
 800b0c6:	4283      	cmp	r3, r0
 800b0c8:	4637      	mov	r7, r6
 800b0ca:	dc04      	bgt.n	800b0d6 <__swbuf_r+0x3a>
 800b0cc:	4621      	mov	r1, r4
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	f7ff f84c 	bl	800a16c <_fflush_r>
 800b0d4:	b9e0      	cbnz	r0, 800b110 <__swbuf_r+0x74>
 800b0d6:	68a3      	ldr	r3, [r4, #8]
 800b0d8:	3b01      	subs	r3, #1
 800b0da:	60a3      	str	r3, [r4, #8]
 800b0dc:	6823      	ldr	r3, [r4, #0]
 800b0de:	1c5a      	adds	r2, r3, #1
 800b0e0:	6022      	str	r2, [r4, #0]
 800b0e2:	701e      	strb	r6, [r3, #0]
 800b0e4:	6962      	ldr	r2, [r4, #20]
 800b0e6:	1c43      	adds	r3, r0, #1
 800b0e8:	429a      	cmp	r2, r3
 800b0ea:	d004      	beq.n	800b0f6 <__swbuf_r+0x5a>
 800b0ec:	89a3      	ldrh	r3, [r4, #12]
 800b0ee:	07db      	lsls	r3, r3, #31
 800b0f0:	d506      	bpl.n	800b100 <__swbuf_r+0x64>
 800b0f2:	2e0a      	cmp	r6, #10
 800b0f4:	d104      	bne.n	800b100 <__swbuf_r+0x64>
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	f7ff f837 	bl	800a16c <_fflush_r>
 800b0fe:	b938      	cbnz	r0, 800b110 <__swbuf_r+0x74>
 800b100:	4638      	mov	r0, r7
 800b102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b104:	4621      	mov	r1, r4
 800b106:	4628      	mov	r0, r5
 800b108:	f000 f806 	bl	800b118 <__swsetup_r>
 800b10c:	2800      	cmp	r0, #0
 800b10e:	d0d5      	beq.n	800b0bc <__swbuf_r+0x20>
 800b110:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b114:	e7f4      	b.n	800b100 <__swbuf_r+0x64>
	...

0800b118 <__swsetup_r>:
 800b118:	b538      	push	{r3, r4, r5, lr}
 800b11a:	4b2a      	ldr	r3, [pc, #168]	; (800b1c4 <__swsetup_r+0xac>)
 800b11c:	4605      	mov	r5, r0
 800b11e:	6818      	ldr	r0, [r3, #0]
 800b120:	460c      	mov	r4, r1
 800b122:	b118      	cbz	r0, 800b12c <__swsetup_r+0x14>
 800b124:	6a03      	ldr	r3, [r0, #32]
 800b126:	b90b      	cbnz	r3, 800b12c <__swsetup_r+0x14>
 800b128:	f7fc fc34 	bl	8007994 <__sinit>
 800b12c:	89a3      	ldrh	r3, [r4, #12]
 800b12e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b132:	0718      	lsls	r0, r3, #28
 800b134:	d422      	bmi.n	800b17c <__swsetup_r+0x64>
 800b136:	06d9      	lsls	r1, r3, #27
 800b138:	d407      	bmi.n	800b14a <__swsetup_r+0x32>
 800b13a:	2309      	movs	r3, #9
 800b13c:	602b      	str	r3, [r5, #0]
 800b13e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b142:	81a3      	strh	r3, [r4, #12]
 800b144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b148:	e034      	b.n	800b1b4 <__swsetup_r+0x9c>
 800b14a:	0758      	lsls	r0, r3, #29
 800b14c:	d512      	bpl.n	800b174 <__swsetup_r+0x5c>
 800b14e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b150:	b141      	cbz	r1, 800b164 <__swsetup_r+0x4c>
 800b152:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b156:	4299      	cmp	r1, r3
 800b158:	d002      	beq.n	800b160 <__swsetup_r+0x48>
 800b15a:	4628      	mov	r0, r5
 800b15c:	f7ff fe06 	bl	800ad6c <_free_r>
 800b160:	2300      	movs	r3, #0
 800b162:	6363      	str	r3, [r4, #52]	; 0x34
 800b164:	89a3      	ldrh	r3, [r4, #12]
 800b166:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b16a:	81a3      	strh	r3, [r4, #12]
 800b16c:	2300      	movs	r3, #0
 800b16e:	6063      	str	r3, [r4, #4]
 800b170:	6923      	ldr	r3, [r4, #16]
 800b172:	6023      	str	r3, [r4, #0]
 800b174:	89a3      	ldrh	r3, [r4, #12]
 800b176:	f043 0308 	orr.w	r3, r3, #8
 800b17a:	81a3      	strh	r3, [r4, #12]
 800b17c:	6923      	ldr	r3, [r4, #16]
 800b17e:	b94b      	cbnz	r3, 800b194 <__swsetup_r+0x7c>
 800b180:	89a3      	ldrh	r3, [r4, #12]
 800b182:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b18a:	d003      	beq.n	800b194 <__swsetup_r+0x7c>
 800b18c:	4621      	mov	r1, r4
 800b18e:	4628      	mov	r0, r5
 800b190:	f000 f840 	bl	800b214 <__smakebuf_r>
 800b194:	89a0      	ldrh	r0, [r4, #12]
 800b196:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b19a:	f010 0301 	ands.w	r3, r0, #1
 800b19e:	d00a      	beq.n	800b1b6 <__swsetup_r+0x9e>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60a3      	str	r3, [r4, #8]
 800b1a4:	6963      	ldr	r3, [r4, #20]
 800b1a6:	425b      	negs	r3, r3
 800b1a8:	61a3      	str	r3, [r4, #24]
 800b1aa:	6923      	ldr	r3, [r4, #16]
 800b1ac:	b943      	cbnz	r3, 800b1c0 <__swsetup_r+0xa8>
 800b1ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1b2:	d1c4      	bne.n	800b13e <__swsetup_r+0x26>
 800b1b4:	bd38      	pop	{r3, r4, r5, pc}
 800b1b6:	0781      	lsls	r1, r0, #30
 800b1b8:	bf58      	it	pl
 800b1ba:	6963      	ldrpl	r3, [r4, #20]
 800b1bc:	60a3      	str	r3, [r4, #8]
 800b1be:	e7f4      	b.n	800b1aa <__swsetup_r+0x92>
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	e7f7      	b.n	800b1b4 <__swsetup_r+0x9c>
 800b1c4:	200001f4 	.word	0x200001f4

0800b1c8 <__swhatbuf_r>:
 800b1c8:	b570      	push	{r4, r5, r6, lr}
 800b1ca:	460c      	mov	r4, r1
 800b1cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1d0:	2900      	cmp	r1, #0
 800b1d2:	b096      	sub	sp, #88	; 0x58
 800b1d4:	4615      	mov	r5, r2
 800b1d6:	461e      	mov	r6, r3
 800b1d8:	da0d      	bge.n	800b1f6 <__swhatbuf_r+0x2e>
 800b1da:	89a3      	ldrh	r3, [r4, #12]
 800b1dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b1e0:	f04f 0100 	mov.w	r1, #0
 800b1e4:	bf0c      	ite	eq
 800b1e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b1ea:	2340      	movne	r3, #64	; 0x40
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	6031      	str	r1, [r6, #0]
 800b1f0:	602b      	str	r3, [r5, #0]
 800b1f2:	b016      	add	sp, #88	; 0x58
 800b1f4:	bd70      	pop	{r4, r5, r6, pc}
 800b1f6:	466a      	mov	r2, sp
 800b1f8:	f000 f848 	bl	800b28c <_fstat_r>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	dbec      	blt.n	800b1da <__swhatbuf_r+0x12>
 800b200:	9901      	ldr	r1, [sp, #4]
 800b202:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b206:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b20a:	4259      	negs	r1, r3
 800b20c:	4159      	adcs	r1, r3
 800b20e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b212:	e7eb      	b.n	800b1ec <__swhatbuf_r+0x24>

0800b214 <__smakebuf_r>:
 800b214:	898b      	ldrh	r3, [r1, #12]
 800b216:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b218:	079d      	lsls	r5, r3, #30
 800b21a:	4606      	mov	r6, r0
 800b21c:	460c      	mov	r4, r1
 800b21e:	d507      	bpl.n	800b230 <__smakebuf_r+0x1c>
 800b220:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b224:	6023      	str	r3, [r4, #0]
 800b226:	6123      	str	r3, [r4, #16]
 800b228:	2301      	movs	r3, #1
 800b22a:	6163      	str	r3, [r4, #20]
 800b22c:	b002      	add	sp, #8
 800b22e:	bd70      	pop	{r4, r5, r6, pc}
 800b230:	ab01      	add	r3, sp, #4
 800b232:	466a      	mov	r2, sp
 800b234:	f7ff ffc8 	bl	800b1c8 <__swhatbuf_r>
 800b238:	9900      	ldr	r1, [sp, #0]
 800b23a:	4605      	mov	r5, r0
 800b23c:	4630      	mov	r0, r6
 800b23e:	f7fe fe7d 	bl	8009f3c <_malloc_r>
 800b242:	b948      	cbnz	r0, 800b258 <__smakebuf_r+0x44>
 800b244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b248:	059a      	lsls	r2, r3, #22
 800b24a:	d4ef      	bmi.n	800b22c <__smakebuf_r+0x18>
 800b24c:	f023 0303 	bic.w	r3, r3, #3
 800b250:	f043 0302 	orr.w	r3, r3, #2
 800b254:	81a3      	strh	r3, [r4, #12]
 800b256:	e7e3      	b.n	800b220 <__smakebuf_r+0xc>
 800b258:	89a3      	ldrh	r3, [r4, #12]
 800b25a:	6020      	str	r0, [r4, #0]
 800b25c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b260:	81a3      	strh	r3, [r4, #12]
 800b262:	9b00      	ldr	r3, [sp, #0]
 800b264:	6163      	str	r3, [r4, #20]
 800b266:	9b01      	ldr	r3, [sp, #4]
 800b268:	6120      	str	r0, [r4, #16]
 800b26a:	b15b      	cbz	r3, 800b284 <__smakebuf_r+0x70>
 800b26c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b270:	4630      	mov	r0, r6
 800b272:	f000 f81d 	bl	800b2b0 <_isatty_r>
 800b276:	b128      	cbz	r0, 800b284 <__smakebuf_r+0x70>
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	f023 0303 	bic.w	r3, r3, #3
 800b27e:	f043 0301 	orr.w	r3, r3, #1
 800b282:	81a3      	strh	r3, [r4, #12]
 800b284:	89a3      	ldrh	r3, [r4, #12]
 800b286:	431d      	orrs	r5, r3
 800b288:	81a5      	strh	r5, [r4, #12]
 800b28a:	e7cf      	b.n	800b22c <__smakebuf_r+0x18>

0800b28c <_fstat_r>:
 800b28c:	b538      	push	{r3, r4, r5, lr}
 800b28e:	4d07      	ldr	r5, [pc, #28]	; (800b2ac <_fstat_r+0x20>)
 800b290:	2300      	movs	r3, #0
 800b292:	4604      	mov	r4, r0
 800b294:	4608      	mov	r0, r1
 800b296:	4611      	mov	r1, r2
 800b298:	602b      	str	r3, [r5, #0]
 800b29a:	f7f7 ff82 	bl	80031a2 <_fstat>
 800b29e:	1c43      	adds	r3, r0, #1
 800b2a0:	d102      	bne.n	800b2a8 <_fstat_r+0x1c>
 800b2a2:	682b      	ldr	r3, [r5, #0]
 800b2a4:	b103      	cbz	r3, 800b2a8 <_fstat_r+0x1c>
 800b2a6:	6023      	str	r3, [r4, #0]
 800b2a8:	bd38      	pop	{r3, r4, r5, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20000fb8 	.word	0x20000fb8

0800b2b0 <_isatty_r>:
 800b2b0:	b538      	push	{r3, r4, r5, lr}
 800b2b2:	4d06      	ldr	r5, [pc, #24]	; (800b2cc <_isatty_r+0x1c>)
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	4604      	mov	r4, r0
 800b2b8:	4608      	mov	r0, r1
 800b2ba:	602b      	str	r3, [r5, #0]
 800b2bc:	f7f7 ff81 	bl	80031c2 <_isatty>
 800b2c0:	1c43      	adds	r3, r0, #1
 800b2c2:	d102      	bne.n	800b2ca <_isatty_r+0x1a>
 800b2c4:	682b      	ldr	r3, [r5, #0]
 800b2c6:	b103      	cbz	r3, 800b2ca <_isatty_r+0x1a>
 800b2c8:	6023      	str	r3, [r4, #0]
 800b2ca:	bd38      	pop	{r3, r4, r5, pc}
 800b2cc:	20000fb8 	.word	0x20000fb8

0800b2d0 <_raise_r>:
 800b2d0:	291f      	cmp	r1, #31
 800b2d2:	b538      	push	{r3, r4, r5, lr}
 800b2d4:	4604      	mov	r4, r0
 800b2d6:	460d      	mov	r5, r1
 800b2d8:	d904      	bls.n	800b2e4 <_raise_r+0x14>
 800b2da:	2316      	movs	r3, #22
 800b2dc:	6003      	str	r3, [r0, #0]
 800b2de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b2e2:	bd38      	pop	{r3, r4, r5, pc}
 800b2e4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b2e6:	b112      	cbz	r2, 800b2ee <_raise_r+0x1e>
 800b2e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2ec:	b94b      	cbnz	r3, 800b302 <_raise_r+0x32>
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	f000 f830 	bl	800b354 <_getpid_r>
 800b2f4:	462a      	mov	r2, r5
 800b2f6:	4601      	mov	r1, r0
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2fe:	f000 b817 	b.w	800b330 <_kill_r>
 800b302:	2b01      	cmp	r3, #1
 800b304:	d00a      	beq.n	800b31c <_raise_r+0x4c>
 800b306:	1c59      	adds	r1, r3, #1
 800b308:	d103      	bne.n	800b312 <_raise_r+0x42>
 800b30a:	2316      	movs	r3, #22
 800b30c:	6003      	str	r3, [r0, #0]
 800b30e:	2001      	movs	r0, #1
 800b310:	e7e7      	b.n	800b2e2 <_raise_r+0x12>
 800b312:	2400      	movs	r4, #0
 800b314:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b318:	4628      	mov	r0, r5
 800b31a:	4798      	blx	r3
 800b31c:	2000      	movs	r0, #0
 800b31e:	e7e0      	b.n	800b2e2 <_raise_r+0x12>

0800b320 <raise>:
 800b320:	4b02      	ldr	r3, [pc, #8]	; (800b32c <raise+0xc>)
 800b322:	4601      	mov	r1, r0
 800b324:	6818      	ldr	r0, [r3, #0]
 800b326:	f7ff bfd3 	b.w	800b2d0 <_raise_r>
 800b32a:	bf00      	nop
 800b32c:	200001f4 	.word	0x200001f4

0800b330 <_kill_r>:
 800b330:	b538      	push	{r3, r4, r5, lr}
 800b332:	4d07      	ldr	r5, [pc, #28]	; (800b350 <_kill_r+0x20>)
 800b334:	2300      	movs	r3, #0
 800b336:	4604      	mov	r4, r0
 800b338:	4608      	mov	r0, r1
 800b33a:	4611      	mov	r1, r2
 800b33c:	602b      	str	r3, [r5, #0]
 800b33e:	f7f7 fed1 	bl	80030e4 <_kill>
 800b342:	1c43      	adds	r3, r0, #1
 800b344:	d102      	bne.n	800b34c <_kill_r+0x1c>
 800b346:	682b      	ldr	r3, [r5, #0]
 800b348:	b103      	cbz	r3, 800b34c <_kill_r+0x1c>
 800b34a:	6023      	str	r3, [r4, #0]
 800b34c:	bd38      	pop	{r3, r4, r5, pc}
 800b34e:	bf00      	nop
 800b350:	20000fb8 	.word	0x20000fb8

0800b354 <_getpid_r>:
 800b354:	f7f7 bebe 	b.w	80030d4 <_getpid>

0800b358 <roundf>:
 800b358:	ee10 0a10 	vmov	r0, s0
 800b35c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b360:	3a7f      	subs	r2, #127	; 0x7f
 800b362:	2a16      	cmp	r2, #22
 800b364:	dc15      	bgt.n	800b392 <roundf+0x3a>
 800b366:	2a00      	cmp	r2, #0
 800b368:	da08      	bge.n	800b37c <roundf+0x24>
 800b36a:	3201      	adds	r2, #1
 800b36c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800b370:	d101      	bne.n	800b376 <roundf+0x1e>
 800b372:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800b376:	ee00 3a10 	vmov	s0, r3
 800b37a:	4770      	bx	lr
 800b37c:	4907      	ldr	r1, [pc, #28]	; (800b39c <roundf+0x44>)
 800b37e:	4111      	asrs	r1, r2
 800b380:	4208      	tst	r0, r1
 800b382:	d0fa      	beq.n	800b37a <roundf+0x22>
 800b384:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b388:	4113      	asrs	r3, r2
 800b38a:	4403      	add	r3, r0
 800b38c:	ea23 0301 	bic.w	r3, r3, r1
 800b390:	e7f1      	b.n	800b376 <roundf+0x1e>
 800b392:	2a80      	cmp	r2, #128	; 0x80
 800b394:	d1f1      	bne.n	800b37a <roundf+0x22>
 800b396:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b39a:	4770      	bx	lr
 800b39c:	007fffff 	.word	0x007fffff

0800b3a0 <atan2>:
 800b3a0:	f000 b802 	b.w	800b3a8 <__ieee754_atan2>
 800b3a4:	0000      	movs	r0, r0
	...

0800b3a8 <__ieee754_atan2>:
 800b3a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3ac:	ec57 6b11 	vmov	r6, r7, d1
 800b3b0:	4273      	negs	r3, r6
 800b3b2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800b530 <__ieee754_atan2+0x188>
 800b3b6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b3ba:	4333      	orrs	r3, r6
 800b3bc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b3c0:	4543      	cmp	r3, r8
 800b3c2:	ec51 0b10 	vmov	r0, r1, d0
 800b3c6:	ee11 5a10 	vmov	r5, s2
 800b3ca:	d80a      	bhi.n	800b3e2 <__ieee754_atan2+0x3a>
 800b3cc:	4244      	negs	r4, r0
 800b3ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3d2:	4304      	orrs	r4, r0
 800b3d4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b3d8:	4544      	cmp	r4, r8
 800b3da:	ee10 9a10 	vmov	r9, s0
 800b3de:	468e      	mov	lr, r1
 800b3e0:	d907      	bls.n	800b3f2 <__ieee754_atan2+0x4a>
 800b3e2:	4632      	mov	r2, r6
 800b3e4:	463b      	mov	r3, r7
 800b3e6:	f7f4 ff5b 	bl	80002a0 <__adddf3>
 800b3ea:	ec41 0b10 	vmov	d0, r0, r1
 800b3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3f2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b3f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b3fa:	4334      	orrs	r4, r6
 800b3fc:	d103      	bne.n	800b406 <__ieee754_atan2+0x5e>
 800b3fe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b402:	f000 b8c5 	b.w	800b590 <atan>
 800b406:	17bc      	asrs	r4, r7, #30
 800b408:	f004 0402 	and.w	r4, r4, #2
 800b40c:	ea53 0909 	orrs.w	r9, r3, r9
 800b410:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b414:	d107      	bne.n	800b426 <__ieee754_atan2+0x7e>
 800b416:	2c02      	cmp	r4, #2
 800b418:	d05f      	beq.n	800b4da <__ieee754_atan2+0x132>
 800b41a:	2c03      	cmp	r4, #3
 800b41c:	d1e5      	bne.n	800b3ea <__ieee754_atan2+0x42>
 800b41e:	a140      	add	r1, pc, #256	; (adr r1, 800b520 <__ieee754_atan2+0x178>)
 800b420:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b424:	e7e1      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b426:	4315      	orrs	r5, r2
 800b428:	d106      	bne.n	800b438 <__ieee754_atan2+0x90>
 800b42a:	f1be 0f00 	cmp.w	lr, #0
 800b42e:	da5f      	bge.n	800b4f0 <__ieee754_atan2+0x148>
 800b430:	a13d      	add	r1, pc, #244	; (adr r1, 800b528 <__ieee754_atan2+0x180>)
 800b432:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b436:	e7d8      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b438:	4542      	cmp	r2, r8
 800b43a:	d10f      	bne.n	800b45c <__ieee754_atan2+0xb4>
 800b43c:	4293      	cmp	r3, r2
 800b43e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b442:	d107      	bne.n	800b454 <__ieee754_atan2+0xac>
 800b444:	2c02      	cmp	r4, #2
 800b446:	d84c      	bhi.n	800b4e2 <__ieee754_atan2+0x13a>
 800b448:	4b33      	ldr	r3, [pc, #204]	; (800b518 <__ieee754_atan2+0x170>)
 800b44a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b44e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b452:	e7ca      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b454:	2c02      	cmp	r4, #2
 800b456:	d848      	bhi.n	800b4ea <__ieee754_atan2+0x142>
 800b458:	4b30      	ldr	r3, [pc, #192]	; (800b51c <__ieee754_atan2+0x174>)
 800b45a:	e7f6      	b.n	800b44a <__ieee754_atan2+0xa2>
 800b45c:	4543      	cmp	r3, r8
 800b45e:	d0e4      	beq.n	800b42a <__ieee754_atan2+0x82>
 800b460:	1a9b      	subs	r3, r3, r2
 800b462:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b466:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b46a:	da1e      	bge.n	800b4aa <__ieee754_atan2+0x102>
 800b46c:	2f00      	cmp	r7, #0
 800b46e:	da01      	bge.n	800b474 <__ieee754_atan2+0xcc>
 800b470:	323c      	adds	r2, #60	; 0x3c
 800b472:	db1e      	blt.n	800b4b2 <__ieee754_atan2+0x10a>
 800b474:	4632      	mov	r2, r6
 800b476:	463b      	mov	r3, r7
 800b478:	f7f5 f9f2 	bl	8000860 <__aeabi_ddiv>
 800b47c:	ec41 0b10 	vmov	d0, r0, r1
 800b480:	f000 fa7a 	bl	800b978 <fabs>
 800b484:	f000 f884 	bl	800b590 <atan>
 800b488:	ec51 0b10 	vmov	r0, r1, d0
 800b48c:	2c01      	cmp	r4, #1
 800b48e:	d013      	beq.n	800b4b8 <__ieee754_atan2+0x110>
 800b490:	2c02      	cmp	r4, #2
 800b492:	d015      	beq.n	800b4c0 <__ieee754_atan2+0x118>
 800b494:	2c00      	cmp	r4, #0
 800b496:	d0a8      	beq.n	800b3ea <__ieee754_atan2+0x42>
 800b498:	a317      	add	r3, pc, #92	; (adr r3, 800b4f8 <__ieee754_atan2+0x150>)
 800b49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49e:	f7f4 fefd 	bl	800029c <__aeabi_dsub>
 800b4a2:	a317      	add	r3, pc, #92	; (adr r3, 800b500 <__ieee754_atan2+0x158>)
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	e014      	b.n	800b4d4 <__ieee754_atan2+0x12c>
 800b4aa:	a117      	add	r1, pc, #92	; (adr r1, 800b508 <__ieee754_atan2+0x160>)
 800b4ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4b0:	e7ec      	b.n	800b48c <__ieee754_atan2+0xe4>
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	e7e9      	b.n	800b48c <__ieee754_atan2+0xe4>
 800b4b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4bc:	4619      	mov	r1, r3
 800b4be:	e794      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4c0:	a30d      	add	r3, pc, #52	; (adr r3, 800b4f8 <__ieee754_atan2+0x150>)
 800b4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c6:	f7f4 fee9 	bl	800029c <__aeabi_dsub>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	a10c      	add	r1, pc, #48	; (adr r1, 800b500 <__ieee754_atan2+0x158>)
 800b4d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4d4:	f7f4 fee2 	bl	800029c <__aeabi_dsub>
 800b4d8:	e787      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4da:	a109      	add	r1, pc, #36	; (adr r1, 800b500 <__ieee754_atan2+0x158>)
 800b4dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4e0:	e783      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4e2:	a10b      	add	r1, pc, #44	; (adr r1, 800b510 <__ieee754_atan2+0x168>)
 800b4e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4e8:	e77f      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4ea:	2000      	movs	r0, #0
 800b4ec:	2100      	movs	r1, #0
 800b4ee:	e77c      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4f0:	a105      	add	r1, pc, #20	; (adr r1, 800b508 <__ieee754_atan2+0x160>)
 800b4f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4f6:	e778      	b.n	800b3ea <__ieee754_atan2+0x42>
 800b4f8:	33145c07 	.word	0x33145c07
 800b4fc:	3ca1a626 	.word	0x3ca1a626
 800b500:	54442d18 	.word	0x54442d18
 800b504:	400921fb 	.word	0x400921fb
 800b508:	54442d18 	.word	0x54442d18
 800b50c:	3ff921fb 	.word	0x3ff921fb
 800b510:	54442d18 	.word	0x54442d18
 800b514:	3fe921fb 	.word	0x3fe921fb
 800b518:	0800e5f0 	.word	0x0800e5f0
 800b51c:	0800e608 	.word	0x0800e608
 800b520:	54442d18 	.word	0x54442d18
 800b524:	c00921fb 	.word	0xc00921fb
 800b528:	54442d18 	.word	0x54442d18
 800b52c:	bff921fb 	.word	0xbff921fb
 800b530:	7ff00000 	.word	0x7ff00000

0800b534 <sqrt>:
 800b534:	b538      	push	{r3, r4, r5, lr}
 800b536:	ed2d 8b02 	vpush	{d8}
 800b53a:	ec55 4b10 	vmov	r4, r5, d0
 800b53e:	f000 fa7f 	bl	800ba40 <__ieee754_sqrt>
 800b542:	4622      	mov	r2, r4
 800b544:	462b      	mov	r3, r5
 800b546:	4620      	mov	r0, r4
 800b548:	4629      	mov	r1, r5
 800b54a:	eeb0 8a40 	vmov.f32	s16, s0
 800b54e:	eef0 8a60 	vmov.f32	s17, s1
 800b552:	f7f5 faf5 	bl	8000b40 <__aeabi_dcmpun>
 800b556:	b990      	cbnz	r0, 800b57e <sqrt+0x4a>
 800b558:	2200      	movs	r2, #0
 800b55a:	2300      	movs	r3, #0
 800b55c:	4620      	mov	r0, r4
 800b55e:	4629      	mov	r1, r5
 800b560:	f7f5 fac6 	bl	8000af0 <__aeabi_dcmplt>
 800b564:	b158      	cbz	r0, 800b57e <sqrt+0x4a>
 800b566:	f7fd f935 	bl	80087d4 <__errno>
 800b56a:	2321      	movs	r3, #33	; 0x21
 800b56c:	6003      	str	r3, [r0, #0]
 800b56e:	2200      	movs	r2, #0
 800b570:	2300      	movs	r3, #0
 800b572:	4610      	mov	r0, r2
 800b574:	4619      	mov	r1, r3
 800b576:	f7f5 f973 	bl	8000860 <__aeabi_ddiv>
 800b57a:	ec41 0b18 	vmov	d8, r0, r1
 800b57e:	eeb0 0a48 	vmov.f32	s0, s16
 800b582:	eef0 0a68 	vmov.f32	s1, s17
 800b586:	ecbd 8b02 	vpop	{d8}
 800b58a:	bd38      	pop	{r3, r4, r5, pc}
 800b58c:	0000      	movs	r0, r0
	...

0800b590 <atan>:
 800b590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b594:	ec55 4b10 	vmov	r4, r5, d0
 800b598:	4bc3      	ldr	r3, [pc, #780]	; (800b8a8 <atan+0x318>)
 800b59a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b59e:	429e      	cmp	r6, r3
 800b5a0:	46ab      	mov	fp, r5
 800b5a2:	dd18      	ble.n	800b5d6 <atan+0x46>
 800b5a4:	4bc1      	ldr	r3, [pc, #772]	; (800b8ac <atan+0x31c>)
 800b5a6:	429e      	cmp	r6, r3
 800b5a8:	dc01      	bgt.n	800b5ae <atan+0x1e>
 800b5aa:	d109      	bne.n	800b5c0 <atan+0x30>
 800b5ac:	b144      	cbz	r4, 800b5c0 <atan+0x30>
 800b5ae:	4622      	mov	r2, r4
 800b5b0:	462b      	mov	r3, r5
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	4629      	mov	r1, r5
 800b5b6:	f7f4 fe73 	bl	80002a0 <__adddf3>
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	460d      	mov	r5, r1
 800b5be:	e006      	b.n	800b5ce <atan+0x3e>
 800b5c0:	f1bb 0f00 	cmp.w	fp, #0
 800b5c4:	f300 8131 	bgt.w	800b82a <atan+0x29a>
 800b5c8:	a59b      	add	r5, pc, #620	; (adr r5, 800b838 <atan+0x2a8>)
 800b5ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b5ce:	ec45 4b10 	vmov	d0, r4, r5
 800b5d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d6:	4bb6      	ldr	r3, [pc, #728]	; (800b8b0 <atan+0x320>)
 800b5d8:	429e      	cmp	r6, r3
 800b5da:	dc14      	bgt.n	800b606 <atan+0x76>
 800b5dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b5e0:	429e      	cmp	r6, r3
 800b5e2:	dc0d      	bgt.n	800b600 <atan+0x70>
 800b5e4:	a396      	add	r3, pc, #600	; (adr r3, 800b840 <atan+0x2b0>)
 800b5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ea:	ee10 0a10 	vmov	r0, s0
 800b5ee:	4629      	mov	r1, r5
 800b5f0:	f7f4 fe56 	bl	80002a0 <__adddf3>
 800b5f4:	4baf      	ldr	r3, [pc, #700]	; (800b8b4 <atan+0x324>)
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f7f5 fa98 	bl	8000b2c <__aeabi_dcmpgt>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d1e6      	bne.n	800b5ce <atan+0x3e>
 800b600:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800b604:	e02b      	b.n	800b65e <atan+0xce>
 800b606:	f000 f9b7 	bl	800b978 <fabs>
 800b60a:	4bab      	ldr	r3, [pc, #684]	; (800b8b8 <atan+0x328>)
 800b60c:	429e      	cmp	r6, r3
 800b60e:	ec55 4b10 	vmov	r4, r5, d0
 800b612:	f300 80bf 	bgt.w	800b794 <atan+0x204>
 800b616:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b61a:	429e      	cmp	r6, r3
 800b61c:	f300 80a0 	bgt.w	800b760 <atan+0x1d0>
 800b620:	ee10 2a10 	vmov	r2, s0
 800b624:	ee10 0a10 	vmov	r0, s0
 800b628:	462b      	mov	r3, r5
 800b62a:	4629      	mov	r1, r5
 800b62c:	f7f4 fe38 	bl	80002a0 <__adddf3>
 800b630:	4ba0      	ldr	r3, [pc, #640]	; (800b8b4 <atan+0x324>)
 800b632:	2200      	movs	r2, #0
 800b634:	f7f4 fe32 	bl	800029c <__aeabi_dsub>
 800b638:	2200      	movs	r2, #0
 800b63a:	4606      	mov	r6, r0
 800b63c:	460f      	mov	r7, r1
 800b63e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b642:	4620      	mov	r0, r4
 800b644:	4629      	mov	r1, r5
 800b646:	f7f4 fe2b 	bl	80002a0 <__adddf3>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	4630      	mov	r0, r6
 800b650:	4639      	mov	r1, r7
 800b652:	f7f5 f905 	bl	8000860 <__aeabi_ddiv>
 800b656:	f04f 0a00 	mov.w	sl, #0
 800b65a:	4604      	mov	r4, r0
 800b65c:	460d      	mov	r5, r1
 800b65e:	4622      	mov	r2, r4
 800b660:	462b      	mov	r3, r5
 800b662:	4620      	mov	r0, r4
 800b664:	4629      	mov	r1, r5
 800b666:	f7f4 ffd1 	bl	800060c <__aeabi_dmul>
 800b66a:	4602      	mov	r2, r0
 800b66c:	460b      	mov	r3, r1
 800b66e:	4680      	mov	r8, r0
 800b670:	4689      	mov	r9, r1
 800b672:	f7f4 ffcb 	bl	800060c <__aeabi_dmul>
 800b676:	a374      	add	r3, pc, #464	; (adr r3, 800b848 <atan+0x2b8>)
 800b678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67c:	4606      	mov	r6, r0
 800b67e:	460f      	mov	r7, r1
 800b680:	f7f4 ffc4 	bl	800060c <__aeabi_dmul>
 800b684:	a372      	add	r3, pc, #456	; (adr r3, 800b850 <atan+0x2c0>)
 800b686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68a:	f7f4 fe09 	bl	80002a0 <__adddf3>
 800b68e:	4632      	mov	r2, r6
 800b690:	463b      	mov	r3, r7
 800b692:	f7f4 ffbb 	bl	800060c <__aeabi_dmul>
 800b696:	a370      	add	r3, pc, #448	; (adr r3, 800b858 <atan+0x2c8>)
 800b698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69c:	f7f4 fe00 	bl	80002a0 <__adddf3>
 800b6a0:	4632      	mov	r2, r6
 800b6a2:	463b      	mov	r3, r7
 800b6a4:	f7f4 ffb2 	bl	800060c <__aeabi_dmul>
 800b6a8:	a36d      	add	r3, pc, #436	; (adr r3, 800b860 <atan+0x2d0>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	f7f4 fdf7 	bl	80002a0 <__adddf3>
 800b6b2:	4632      	mov	r2, r6
 800b6b4:	463b      	mov	r3, r7
 800b6b6:	f7f4 ffa9 	bl	800060c <__aeabi_dmul>
 800b6ba:	a36b      	add	r3, pc, #428	; (adr r3, 800b868 <atan+0x2d8>)
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	f7f4 fdee 	bl	80002a0 <__adddf3>
 800b6c4:	4632      	mov	r2, r6
 800b6c6:	463b      	mov	r3, r7
 800b6c8:	f7f4 ffa0 	bl	800060c <__aeabi_dmul>
 800b6cc:	a368      	add	r3, pc, #416	; (adr r3, 800b870 <atan+0x2e0>)
 800b6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d2:	f7f4 fde5 	bl	80002a0 <__adddf3>
 800b6d6:	4642      	mov	r2, r8
 800b6d8:	464b      	mov	r3, r9
 800b6da:	f7f4 ff97 	bl	800060c <__aeabi_dmul>
 800b6de:	a366      	add	r3, pc, #408	; (adr r3, 800b878 <atan+0x2e8>)
 800b6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e4:	4680      	mov	r8, r0
 800b6e6:	4689      	mov	r9, r1
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	4639      	mov	r1, r7
 800b6ec:	f7f4 ff8e 	bl	800060c <__aeabi_dmul>
 800b6f0:	a363      	add	r3, pc, #396	; (adr r3, 800b880 <atan+0x2f0>)
 800b6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f6:	f7f4 fdd1 	bl	800029c <__aeabi_dsub>
 800b6fa:	4632      	mov	r2, r6
 800b6fc:	463b      	mov	r3, r7
 800b6fe:	f7f4 ff85 	bl	800060c <__aeabi_dmul>
 800b702:	a361      	add	r3, pc, #388	; (adr r3, 800b888 <atan+0x2f8>)
 800b704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b708:	f7f4 fdc8 	bl	800029c <__aeabi_dsub>
 800b70c:	4632      	mov	r2, r6
 800b70e:	463b      	mov	r3, r7
 800b710:	f7f4 ff7c 	bl	800060c <__aeabi_dmul>
 800b714:	a35e      	add	r3, pc, #376	; (adr r3, 800b890 <atan+0x300>)
 800b716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71a:	f7f4 fdbf 	bl	800029c <__aeabi_dsub>
 800b71e:	4632      	mov	r2, r6
 800b720:	463b      	mov	r3, r7
 800b722:	f7f4 ff73 	bl	800060c <__aeabi_dmul>
 800b726:	a35c      	add	r3, pc, #368	; (adr r3, 800b898 <atan+0x308>)
 800b728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72c:	f7f4 fdb6 	bl	800029c <__aeabi_dsub>
 800b730:	4632      	mov	r2, r6
 800b732:	463b      	mov	r3, r7
 800b734:	f7f4 ff6a 	bl	800060c <__aeabi_dmul>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4640      	mov	r0, r8
 800b73e:	4649      	mov	r1, r9
 800b740:	f7f4 fdae 	bl	80002a0 <__adddf3>
 800b744:	4622      	mov	r2, r4
 800b746:	462b      	mov	r3, r5
 800b748:	f7f4 ff60 	bl	800060c <__aeabi_dmul>
 800b74c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	d14b      	bne.n	800b7ee <atan+0x25e>
 800b756:	4620      	mov	r0, r4
 800b758:	4629      	mov	r1, r5
 800b75a:	f7f4 fd9f 	bl	800029c <__aeabi_dsub>
 800b75e:	e72c      	b.n	800b5ba <atan+0x2a>
 800b760:	ee10 0a10 	vmov	r0, s0
 800b764:	4b53      	ldr	r3, [pc, #332]	; (800b8b4 <atan+0x324>)
 800b766:	2200      	movs	r2, #0
 800b768:	4629      	mov	r1, r5
 800b76a:	f7f4 fd97 	bl	800029c <__aeabi_dsub>
 800b76e:	4b51      	ldr	r3, [pc, #324]	; (800b8b4 <atan+0x324>)
 800b770:	4606      	mov	r6, r0
 800b772:	460f      	mov	r7, r1
 800b774:	2200      	movs	r2, #0
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f4 fd91 	bl	80002a0 <__adddf3>
 800b77e:	4602      	mov	r2, r0
 800b780:	460b      	mov	r3, r1
 800b782:	4630      	mov	r0, r6
 800b784:	4639      	mov	r1, r7
 800b786:	f7f5 f86b 	bl	8000860 <__aeabi_ddiv>
 800b78a:	f04f 0a01 	mov.w	sl, #1
 800b78e:	4604      	mov	r4, r0
 800b790:	460d      	mov	r5, r1
 800b792:	e764      	b.n	800b65e <atan+0xce>
 800b794:	4b49      	ldr	r3, [pc, #292]	; (800b8bc <atan+0x32c>)
 800b796:	429e      	cmp	r6, r3
 800b798:	da1d      	bge.n	800b7d6 <atan+0x246>
 800b79a:	ee10 0a10 	vmov	r0, s0
 800b79e:	4b48      	ldr	r3, [pc, #288]	; (800b8c0 <atan+0x330>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	4629      	mov	r1, r5
 800b7a4:	f7f4 fd7a 	bl	800029c <__aeabi_dsub>
 800b7a8:	4b45      	ldr	r3, [pc, #276]	; (800b8c0 <atan+0x330>)
 800b7aa:	4606      	mov	r6, r0
 800b7ac:	460f      	mov	r7, r1
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	4629      	mov	r1, r5
 800b7b4:	f7f4 ff2a 	bl	800060c <__aeabi_dmul>
 800b7b8:	4b3e      	ldr	r3, [pc, #248]	; (800b8b4 <atan+0x324>)
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f7f4 fd70 	bl	80002a0 <__adddf3>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	4630      	mov	r0, r6
 800b7c6:	4639      	mov	r1, r7
 800b7c8:	f7f5 f84a 	bl	8000860 <__aeabi_ddiv>
 800b7cc:	f04f 0a02 	mov.w	sl, #2
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	460d      	mov	r5, r1
 800b7d4:	e743      	b.n	800b65e <atan+0xce>
 800b7d6:	462b      	mov	r3, r5
 800b7d8:	ee10 2a10 	vmov	r2, s0
 800b7dc:	4939      	ldr	r1, [pc, #228]	; (800b8c4 <atan+0x334>)
 800b7de:	2000      	movs	r0, #0
 800b7e0:	f7f5 f83e 	bl	8000860 <__aeabi_ddiv>
 800b7e4:	f04f 0a03 	mov.w	sl, #3
 800b7e8:	4604      	mov	r4, r0
 800b7ea:	460d      	mov	r5, r1
 800b7ec:	e737      	b.n	800b65e <atan+0xce>
 800b7ee:	4b36      	ldr	r3, [pc, #216]	; (800b8c8 <atan+0x338>)
 800b7f0:	4e36      	ldr	r6, [pc, #216]	; (800b8cc <atan+0x33c>)
 800b7f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fa:	f7f4 fd4f 	bl	800029c <__aeabi_dsub>
 800b7fe:	4622      	mov	r2, r4
 800b800:	462b      	mov	r3, r5
 800b802:	f7f4 fd4b 	bl	800029c <__aeabi_dsub>
 800b806:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b812:	f7f4 fd43 	bl	800029c <__aeabi_dsub>
 800b816:	f1bb 0f00 	cmp.w	fp, #0
 800b81a:	4604      	mov	r4, r0
 800b81c:	460d      	mov	r5, r1
 800b81e:	f6bf aed6 	bge.w	800b5ce <atan+0x3e>
 800b822:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b826:	461d      	mov	r5, r3
 800b828:	e6d1      	b.n	800b5ce <atan+0x3e>
 800b82a:	a51d      	add	r5, pc, #116	; (adr r5, 800b8a0 <atan+0x310>)
 800b82c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b830:	e6cd      	b.n	800b5ce <atan+0x3e>
 800b832:	bf00      	nop
 800b834:	f3af 8000 	nop.w
 800b838:	54442d18 	.word	0x54442d18
 800b83c:	bff921fb 	.word	0xbff921fb
 800b840:	8800759c 	.word	0x8800759c
 800b844:	7e37e43c 	.word	0x7e37e43c
 800b848:	e322da11 	.word	0xe322da11
 800b84c:	3f90ad3a 	.word	0x3f90ad3a
 800b850:	24760deb 	.word	0x24760deb
 800b854:	3fa97b4b 	.word	0x3fa97b4b
 800b858:	a0d03d51 	.word	0xa0d03d51
 800b85c:	3fb10d66 	.word	0x3fb10d66
 800b860:	c54c206e 	.word	0xc54c206e
 800b864:	3fb745cd 	.word	0x3fb745cd
 800b868:	920083ff 	.word	0x920083ff
 800b86c:	3fc24924 	.word	0x3fc24924
 800b870:	5555550d 	.word	0x5555550d
 800b874:	3fd55555 	.word	0x3fd55555
 800b878:	2c6a6c2f 	.word	0x2c6a6c2f
 800b87c:	bfa2b444 	.word	0xbfa2b444
 800b880:	52defd9a 	.word	0x52defd9a
 800b884:	3fadde2d 	.word	0x3fadde2d
 800b888:	af749a6d 	.word	0xaf749a6d
 800b88c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b890:	fe231671 	.word	0xfe231671
 800b894:	3fbc71c6 	.word	0x3fbc71c6
 800b898:	9998ebc4 	.word	0x9998ebc4
 800b89c:	3fc99999 	.word	0x3fc99999
 800b8a0:	54442d18 	.word	0x54442d18
 800b8a4:	3ff921fb 	.word	0x3ff921fb
 800b8a8:	440fffff 	.word	0x440fffff
 800b8ac:	7ff00000 	.word	0x7ff00000
 800b8b0:	3fdbffff 	.word	0x3fdbffff
 800b8b4:	3ff00000 	.word	0x3ff00000
 800b8b8:	3ff2ffff 	.word	0x3ff2ffff
 800b8bc:	40038000 	.word	0x40038000
 800b8c0:	3ff80000 	.word	0x3ff80000
 800b8c4:	bff00000 	.word	0xbff00000
 800b8c8:	0800e640 	.word	0x0800e640
 800b8cc:	0800e620 	.word	0x0800e620

0800b8d0 <cos>:
 800b8d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8d2:	ec53 2b10 	vmov	r2, r3, d0
 800b8d6:	4826      	ldr	r0, [pc, #152]	; (800b970 <cos+0xa0>)
 800b8d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b8dc:	4281      	cmp	r1, r0
 800b8de:	dc06      	bgt.n	800b8ee <cos+0x1e>
 800b8e0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b968 <cos+0x98>
 800b8e4:	b005      	add	sp, #20
 800b8e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8ea:	f000 bf5d 	b.w	800c7a8 <__kernel_cos>
 800b8ee:	4821      	ldr	r0, [pc, #132]	; (800b974 <cos+0xa4>)
 800b8f0:	4281      	cmp	r1, r0
 800b8f2:	dd09      	ble.n	800b908 <cos+0x38>
 800b8f4:	ee10 0a10 	vmov	r0, s0
 800b8f8:	4619      	mov	r1, r3
 800b8fa:	f7f4 fccf 	bl	800029c <__aeabi_dsub>
 800b8fe:	ec41 0b10 	vmov	d0, r0, r1
 800b902:	b005      	add	sp, #20
 800b904:	f85d fb04 	ldr.w	pc, [sp], #4
 800b908:	4668      	mov	r0, sp
 800b90a:	f000 f9f5 	bl	800bcf8 <__ieee754_rem_pio2>
 800b90e:	f000 0003 	and.w	r0, r0, #3
 800b912:	2801      	cmp	r0, #1
 800b914:	d00b      	beq.n	800b92e <cos+0x5e>
 800b916:	2802      	cmp	r0, #2
 800b918:	d016      	beq.n	800b948 <cos+0x78>
 800b91a:	b9e0      	cbnz	r0, 800b956 <cos+0x86>
 800b91c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b920:	ed9d 0b00 	vldr	d0, [sp]
 800b924:	f000 ff40 	bl	800c7a8 <__kernel_cos>
 800b928:	ec51 0b10 	vmov	r0, r1, d0
 800b92c:	e7e7      	b.n	800b8fe <cos+0x2e>
 800b92e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b932:	ed9d 0b00 	vldr	d0, [sp]
 800b936:	f000 ffff 	bl	800c938 <__kernel_sin>
 800b93a:	ec53 2b10 	vmov	r2, r3, d0
 800b93e:	ee10 0a10 	vmov	r0, s0
 800b942:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b946:	e7da      	b.n	800b8fe <cos+0x2e>
 800b948:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b94c:	ed9d 0b00 	vldr	d0, [sp]
 800b950:	f000 ff2a 	bl	800c7a8 <__kernel_cos>
 800b954:	e7f1      	b.n	800b93a <cos+0x6a>
 800b956:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b95a:	ed9d 0b00 	vldr	d0, [sp]
 800b95e:	2001      	movs	r0, #1
 800b960:	f000 ffea 	bl	800c938 <__kernel_sin>
 800b964:	e7e0      	b.n	800b928 <cos+0x58>
 800b966:	bf00      	nop
	...
 800b970:	3fe921fb 	.word	0x3fe921fb
 800b974:	7fefffff 	.word	0x7fefffff

0800b978 <fabs>:
 800b978:	ec51 0b10 	vmov	r0, r1, d0
 800b97c:	ee10 2a10 	vmov	r2, s0
 800b980:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b984:	ec43 2b10 	vmov	d0, r2, r3
 800b988:	4770      	bx	lr
 800b98a:	0000      	movs	r0, r0
 800b98c:	0000      	movs	r0, r0
	...

0800b990 <sin>:
 800b990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b992:	ec53 2b10 	vmov	r2, r3, d0
 800b996:	4828      	ldr	r0, [pc, #160]	; (800ba38 <sin+0xa8>)
 800b998:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b99c:	4281      	cmp	r1, r0
 800b99e:	dc07      	bgt.n	800b9b0 <sin+0x20>
 800b9a0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ba30 <sin+0xa0>
 800b9a4:	2000      	movs	r0, #0
 800b9a6:	b005      	add	sp, #20
 800b9a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9ac:	f000 bfc4 	b.w	800c938 <__kernel_sin>
 800b9b0:	4822      	ldr	r0, [pc, #136]	; (800ba3c <sin+0xac>)
 800b9b2:	4281      	cmp	r1, r0
 800b9b4:	dd09      	ble.n	800b9ca <sin+0x3a>
 800b9b6:	ee10 0a10 	vmov	r0, s0
 800b9ba:	4619      	mov	r1, r3
 800b9bc:	f7f4 fc6e 	bl	800029c <__aeabi_dsub>
 800b9c0:	ec41 0b10 	vmov	d0, r0, r1
 800b9c4:	b005      	add	sp, #20
 800b9c6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9ca:	4668      	mov	r0, sp
 800b9cc:	f000 f994 	bl	800bcf8 <__ieee754_rem_pio2>
 800b9d0:	f000 0003 	and.w	r0, r0, #3
 800b9d4:	2801      	cmp	r0, #1
 800b9d6:	d00c      	beq.n	800b9f2 <sin+0x62>
 800b9d8:	2802      	cmp	r0, #2
 800b9da:	d011      	beq.n	800ba00 <sin+0x70>
 800b9dc:	b9f0      	cbnz	r0, 800ba1c <sin+0x8c>
 800b9de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9e2:	ed9d 0b00 	vldr	d0, [sp]
 800b9e6:	2001      	movs	r0, #1
 800b9e8:	f000 ffa6 	bl	800c938 <__kernel_sin>
 800b9ec:	ec51 0b10 	vmov	r0, r1, d0
 800b9f0:	e7e6      	b.n	800b9c0 <sin+0x30>
 800b9f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b9f6:	ed9d 0b00 	vldr	d0, [sp]
 800b9fa:	f000 fed5 	bl	800c7a8 <__kernel_cos>
 800b9fe:	e7f5      	b.n	800b9ec <sin+0x5c>
 800ba00:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba04:	ed9d 0b00 	vldr	d0, [sp]
 800ba08:	2001      	movs	r0, #1
 800ba0a:	f000 ff95 	bl	800c938 <__kernel_sin>
 800ba0e:	ec53 2b10 	vmov	r2, r3, d0
 800ba12:	ee10 0a10 	vmov	r0, s0
 800ba16:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ba1a:	e7d1      	b.n	800b9c0 <sin+0x30>
 800ba1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ba20:	ed9d 0b00 	vldr	d0, [sp]
 800ba24:	f000 fec0 	bl	800c7a8 <__kernel_cos>
 800ba28:	e7f1      	b.n	800ba0e <sin+0x7e>
 800ba2a:	bf00      	nop
 800ba2c:	f3af 8000 	nop.w
	...
 800ba38:	3fe921fb 	.word	0x3fe921fb
 800ba3c:	7fefffff 	.word	0x7fefffff

0800ba40 <__ieee754_sqrt>:
 800ba40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba44:	ec55 4b10 	vmov	r4, r5, d0
 800ba48:	4e67      	ldr	r6, [pc, #412]	; (800bbe8 <__ieee754_sqrt+0x1a8>)
 800ba4a:	43ae      	bics	r6, r5
 800ba4c:	ee10 0a10 	vmov	r0, s0
 800ba50:	ee10 2a10 	vmov	r2, s0
 800ba54:	4629      	mov	r1, r5
 800ba56:	462b      	mov	r3, r5
 800ba58:	d10d      	bne.n	800ba76 <__ieee754_sqrt+0x36>
 800ba5a:	f7f4 fdd7 	bl	800060c <__aeabi_dmul>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	460b      	mov	r3, r1
 800ba62:	4620      	mov	r0, r4
 800ba64:	4629      	mov	r1, r5
 800ba66:	f7f4 fc1b 	bl	80002a0 <__adddf3>
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	460d      	mov	r5, r1
 800ba6e:	ec45 4b10 	vmov	d0, r4, r5
 800ba72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba76:	2d00      	cmp	r5, #0
 800ba78:	dc0b      	bgt.n	800ba92 <__ieee754_sqrt+0x52>
 800ba7a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ba7e:	4326      	orrs	r6, r4
 800ba80:	d0f5      	beq.n	800ba6e <__ieee754_sqrt+0x2e>
 800ba82:	b135      	cbz	r5, 800ba92 <__ieee754_sqrt+0x52>
 800ba84:	f7f4 fc0a 	bl	800029c <__aeabi_dsub>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	f7f4 fee8 	bl	8000860 <__aeabi_ddiv>
 800ba90:	e7eb      	b.n	800ba6a <__ieee754_sqrt+0x2a>
 800ba92:	1509      	asrs	r1, r1, #20
 800ba94:	f000 808d 	beq.w	800bbb2 <__ieee754_sqrt+0x172>
 800ba98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba9c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800baa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800baa4:	07c9      	lsls	r1, r1, #31
 800baa6:	bf5c      	itt	pl
 800baa8:	005b      	lslpl	r3, r3, #1
 800baaa:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800baae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bab2:	bf58      	it	pl
 800bab4:	0052      	lslpl	r2, r2, #1
 800bab6:	2500      	movs	r5, #0
 800bab8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800babc:	1076      	asrs	r6, r6, #1
 800babe:	0052      	lsls	r2, r2, #1
 800bac0:	f04f 0e16 	mov.w	lr, #22
 800bac4:	46ac      	mov	ip, r5
 800bac6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800baca:	eb0c 0001 	add.w	r0, ip, r1
 800bace:	4298      	cmp	r0, r3
 800bad0:	bfde      	ittt	le
 800bad2:	1a1b      	suble	r3, r3, r0
 800bad4:	eb00 0c01 	addle.w	ip, r0, r1
 800bad8:	186d      	addle	r5, r5, r1
 800bada:	005b      	lsls	r3, r3, #1
 800badc:	f1be 0e01 	subs.w	lr, lr, #1
 800bae0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bae4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800bae8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800baec:	d1ed      	bne.n	800baca <__ieee754_sqrt+0x8a>
 800baee:	4674      	mov	r4, lr
 800baf0:	2720      	movs	r7, #32
 800baf2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800baf6:	4563      	cmp	r3, ip
 800baf8:	eb01 000e 	add.w	r0, r1, lr
 800bafc:	dc02      	bgt.n	800bb04 <__ieee754_sqrt+0xc4>
 800bafe:	d113      	bne.n	800bb28 <__ieee754_sqrt+0xe8>
 800bb00:	4290      	cmp	r0, r2
 800bb02:	d811      	bhi.n	800bb28 <__ieee754_sqrt+0xe8>
 800bb04:	2800      	cmp	r0, #0
 800bb06:	eb00 0e01 	add.w	lr, r0, r1
 800bb0a:	da57      	bge.n	800bbbc <__ieee754_sqrt+0x17c>
 800bb0c:	f1be 0f00 	cmp.w	lr, #0
 800bb10:	db54      	blt.n	800bbbc <__ieee754_sqrt+0x17c>
 800bb12:	f10c 0801 	add.w	r8, ip, #1
 800bb16:	eba3 030c 	sub.w	r3, r3, ip
 800bb1a:	4290      	cmp	r0, r2
 800bb1c:	bf88      	it	hi
 800bb1e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800bb22:	1a12      	subs	r2, r2, r0
 800bb24:	440c      	add	r4, r1
 800bb26:	46c4      	mov	ip, r8
 800bb28:	005b      	lsls	r3, r3, #1
 800bb2a:	3f01      	subs	r7, #1
 800bb2c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800bb30:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800bb34:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800bb38:	d1dd      	bne.n	800baf6 <__ieee754_sqrt+0xb6>
 800bb3a:	4313      	orrs	r3, r2
 800bb3c:	d01b      	beq.n	800bb76 <__ieee754_sqrt+0x136>
 800bb3e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800bbec <__ieee754_sqrt+0x1ac>
 800bb42:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800bbf0 <__ieee754_sqrt+0x1b0>
 800bb46:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb4a:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb4e:	f7f4 fba5 	bl	800029c <__aeabi_dsub>
 800bb52:	e9da 8900 	ldrd	r8, r9, [sl]
 800bb56:	4602      	mov	r2, r0
 800bb58:	460b      	mov	r3, r1
 800bb5a:	4640      	mov	r0, r8
 800bb5c:	4649      	mov	r1, r9
 800bb5e:	f7f4 ffd1 	bl	8000b04 <__aeabi_dcmple>
 800bb62:	b140      	cbz	r0, 800bb76 <__ieee754_sqrt+0x136>
 800bb64:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800bb68:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb6c:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb70:	d126      	bne.n	800bbc0 <__ieee754_sqrt+0x180>
 800bb72:	3501      	adds	r5, #1
 800bb74:	463c      	mov	r4, r7
 800bb76:	106a      	asrs	r2, r5, #1
 800bb78:	0863      	lsrs	r3, r4, #1
 800bb7a:	07e9      	lsls	r1, r5, #31
 800bb7c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bb80:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800bb84:	bf48      	it	mi
 800bb86:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bb8a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800bb8e:	461c      	mov	r4, r3
 800bb90:	e76d      	b.n	800ba6e <__ieee754_sqrt+0x2e>
 800bb92:	0ad3      	lsrs	r3, r2, #11
 800bb94:	3815      	subs	r0, #21
 800bb96:	0552      	lsls	r2, r2, #21
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d0fa      	beq.n	800bb92 <__ieee754_sqrt+0x152>
 800bb9c:	02dc      	lsls	r4, r3, #11
 800bb9e:	d50a      	bpl.n	800bbb6 <__ieee754_sqrt+0x176>
 800bba0:	f1c1 0420 	rsb	r4, r1, #32
 800bba4:	fa22 f404 	lsr.w	r4, r2, r4
 800bba8:	1e4d      	subs	r5, r1, #1
 800bbaa:	408a      	lsls	r2, r1
 800bbac:	4323      	orrs	r3, r4
 800bbae:	1b41      	subs	r1, r0, r5
 800bbb0:	e772      	b.n	800ba98 <__ieee754_sqrt+0x58>
 800bbb2:	4608      	mov	r0, r1
 800bbb4:	e7f0      	b.n	800bb98 <__ieee754_sqrt+0x158>
 800bbb6:	005b      	lsls	r3, r3, #1
 800bbb8:	3101      	adds	r1, #1
 800bbba:	e7ef      	b.n	800bb9c <__ieee754_sqrt+0x15c>
 800bbbc:	46e0      	mov	r8, ip
 800bbbe:	e7aa      	b.n	800bb16 <__ieee754_sqrt+0xd6>
 800bbc0:	f7f4 fb6e 	bl	80002a0 <__adddf3>
 800bbc4:	e9da 8900 	ldrd	r8, r9, [sl]
 800bbc8:	4602      	mov	r2, r0
 800bbca:	460b      	mov	r3, r1
 800bbcc:	4640      	mov	r0, r8
 800bbce:	4649      	mov	r1, r9
 800bbd0:	f7f4 ff8e 	bl	8000af0 <__aeabi_dcmplt>
 800bbd4:	b120      	cbz	r0, 800bbe0 <__ieee754_sqrt+0x1a0>
 800bbd6:	1ca0      	adds	r0, r4, #2
 800bbd8:	bf08      	it	eq
 800bbda:	3501      	addeq	r5, #1
 800bbdc:	3402      	adds	r4, #2
 800bbde:	e7ca      	b.n	800bb76 <__ieee754_sqrt+0x136>
 800bbe0:	3401      	adds	r4, #1
 800bbe2:	f024 0401 	bic.w	r4, r4, #1
 800bbe6:	e7c6      	b.n	800bb76 <__ieee754_sqrt+0x136>
 800bbe8:	7ff00000 	.word	0x7ff00000
 800bbec:	200001f8 	.word	0x200001f8
 800bbf0:	20000200 	.word	0x20000200
 800bbf4:	00000000 	.word	0x00000000

0800bbf8 <floor>:
 800bbf8:	ec51 0b10 	vmov	r0, r1, d0
 800bbfc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc04:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800bc08:	2e13      	cmp	r6, #19
 800bc0a:	ee10 5a10 	vmov	r5, s0
 800bc0e:	ee10 8a10 	vmov	r8, s0
 800bc12:	460c      	mov	r4, r1
 800bc14:	dc31      	bgt.n	800bc7a <floor+0x82>
 800bc16:	2e00      	cmp	r6, #0
 800bc18:	da14      	bge.n	800bc44 <floor+0x4c>
 800bc1a:	a333      	add	r3, pc, #204	; (adr r3, 800bce8 <floor+0xf0>)
 800bc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc20:	f7f4 fb3e 	bl	80002a0 <__adddf3>
 800bc24:	2200      	movs	r2, #0
 800bc26:	2300      	movs	r3, #0
 800bc28:	f7f4 ff80 	bl	8000b2c <__aeabi_dcmpgt>
 800bc2c:	b138      	cbz	r0, 800bc3e <floor+0x46>
 800bc2e:	2c00      	cmp	r4, #0
 800bc30:	da53      	bge.n	800bcda <floor+0xe2>
 800bc32:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800bc36:	4325      	orrs	r5, r4
 800bc38:	d052      	beq.n	800bce0 <floor+0xe8>
 800bc3a:	4c2d      	ldr	r4, [pc, #180]	; (800bcf0 <floor+0xf8>)
 800bc3c:	2500      	movs	r5, #0
 800bc3e:	4621      	mov	r1, r4
 800bc40:	4628      	mov	r0, r5
 800bc42:	e024      	b.n	800bc8e <floor+0x96>
 800bc44:	4f2b      	ldr	r7, [pc, #172]	; (800bcf4 <floor+0xfc>)
 800bc46:	4137      	asrs	r7, r6
 800bc48:	ea01 0307 	and.w	r3, r1, r7
 800bc4c:	4303      	orrs	r3, r0
 800bc4e:	d01e      	beq.n	800bc8e <floor+0x96>
 800bc50:	a325      	add	r3, pc, #148	; (adr r3, 800bce8 <floor+0xf0>)
 800bc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc56:	f7f4 fb23 	bl	80002a0 <__adddf3>
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	f7f4 ff65 	bl	8000b2c <__aeabi_dcmpgt>
 800bc62:	2800      	cmp	r0, #0
 800bc64:	d0eb      	beq.n	800bc3e <floor+0x46>
 800bc66:	2c00      	cmp	r4, #0
 800bc68:	bfbe      	ittt	lt
 800bc6a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bc6e:	4133      	asrlt	r3, r6
 800bc70:	18e4      	addlt	r4, r4, r3
 800bc72:	ea24 0407 	bic.w	r4, r4, r7
 800bc76:	2500      	movs	r5, #0
 800bc78:	e7e1      	b.n	800bc3e <floor+0x46>
 800bc7a:	2e33      	cmp	r6, #51	; 0x33
 800bc7c:	dd0b      	ble.n	800bc96 <floor+0x9e>
 800bc7e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bc82:	d104      	bne.n	800bc8e <floor+0x96>
 800bc84:	ee10 2a10 	vmov	r2, s0
 800bc88:	460b      	mov	r3, r1
 800bc8a:	f7f4 fb09 	bl	80002a0 <__adddf3>
 800bc8e:	ec41 0b10 	vmov	d0, r0, r1
 800bc92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc96:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800bc9a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bc9e:	40df      	lsrs	r7, r3
 800bca0:	4238      	tst	r0, r7
 800bca2:	d0f4      	beq.n	800bc8e <floor+0x96>
 800bca4:	a310      	add	r3, pc, #64	; (adr r3, 800bce8 <floor+0xf0>)
 800bca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcaa:	f7f4 faf9 	bl	80002a0 <__adddf3>
 800bcae:	2200      	movs	r2, #0
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	f7f4 ff3b 	bl	8000b2c <__aeabi_dcmpgt>
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	d0c1      	beq.n	800bc3e <floor+0x46>
 800bcba:	2c00      	cmp	r4, #0
 800bcbc:	da0a      	bge.n	800bcd4 <floor+0xdc>
 800bcbe:	2e14      	cmp	r6, #20
 800bcc0:	d101      	bne.n	800bcc6 <floor+0xce>
 800bcc2:	3401      	adds	r4, #1
 800bcc4:	e006      	b.n	800bcd4 <floor+0xdc>
 800bcc6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bcca:	2301      	movs	r3, #1
 800bccc:	40b3      	lsls	r3, r6
 800bcce:	441d      	add	r5, r3
 800bcd0:	45a8      	cmp	r8, r5
 800bcd2:	d8f6      	bhi.n	800bcc2 <floor+0xca>
 800bcd4:	ea25 0507 	bic.w	r5, r5, r7
 800bcd8:	e7b1      	b.n	800bc3e <floor+0x46>
 800bcda:	2500      	movs	r5, #0
 800bcdc:	462c      	mov	r4, r5
 800bcde:	e7ae      	b.n	800bc3e <floor+0x46>
 800bce0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800bce4:	e7ab      	b.n	800bc3e <floor+0x46>
 800bce6:	bf00      	nop
 800bce8:	8800759c 	.word	0x8800759c
 800bcec:	7e37e43c 	.word	0x7e37e43c
 800bcf0:	bff00000 	.word	0xbff00000
 800bcf4:	000fffff 	.word	0x000fffff

0800bcf8 <__ieee754_rem_pio2>:
 800bcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcfc:	ed2d 8b02 	vpush	{d8}
 800bd00:	ec55 4b10 	vmov	r4, r5, d0
 800bd04:	4bca      	ldr	r3, [pc, #808]	; (800c030 <__ieee754_rem_pio2+0x338>)
 800bd06:	b08b      	sub	sp, #44	; 0x2c
 800bd08:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bd0c:	4598      	cmp	r8, r3
 800bd0e:	4682      	mov	sl, r0
 800bd10:	9502      	str	r5, [sp, #8]
 800bd12:	dc08      	bgt.n	800bd26 <__ieee754_rem_pio2+0x2e>
 800bd14:	2200      	movs	r2, #0
 800bd16:	2300      	movs	r3, #0
 800bd18:	ed80 0b00 	vstr	d0, [r0]
 800bd1c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bd20:	f04f 0b00 	mov.w	fp, #0
 800bd24:	e028      	b.n	800bd78 <__ieee754_rem_pio2+0x80>
 800bd26:	4bc3      	ldr	r3, [pc, #780]	; (800c034 <__ieee754_rem_pio2+0x33c>)
 800bd28:	4598      	cmp	r8, r3
 800bd2a:	dc78      	bgt.n	800be1e <__ieee754_rem_pio2+0x126>
 800bd2c:	9b02      	ldr	r3, [sp, #8]
 800bd2e:	4ec2      	ldr	r6, [pc, #776]	; (800c038 <__ieee754_rem_pio2+0x340>)
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	ee10 0a10 	vmov	r0, s0
 800bd36:	a3b0      	add	r3, pc, #704	; (adr r3, 800bff8 <__ieee754_rem_pio2+0x300>)
 800bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3c:	4629      	mov	r1, r5
 800bd3e:	dd39      	ble.n	800bdb4 <__ieee754_rem_pio2+0xbc>
 800bd40:	f7f4 faac 	bl	800029c <__aeabi_dsub>
 800bd44:	45b0      	cmp	r8, r6
 800bd46:	4604      	mov	r4, r0
 800bd48:	460d      	mov	r5, r1
 800bd4a:	d01b      	beq.n	800bd84 <__ieee754_rem_pio2+0x8c>
 800bd4c:	a3ac      	add	r3, pc, #688	; (adr r3, 800c000 <__ieee754_rem_pio2+0x308>)
 800bd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd52:	f7f4 faa3 	bl	800029c <__aeabi_dsub>
 800bd56:	4602      	mov	r2, r0
 800bd58:	460b      	mov	r3, r1
 800bd5a:	e9ca 2300 	strd	r2, r3, [sl]
 800bd5e:	4620      	mov	r0, r4
 800bd60:	4629      	mov	r1, r5
 800bd62:	f7f4 fa9b 	bl	800029c <__aeabi_dsub>
 800bd66:	a3a6      	add	r3, pc, #664	; (adr r3, 800c000 <__ieee754_rem_pio2+0x308>)
 800bd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6c:	f7f4 fa96 	bl	800029c <__aeabi_dsub>
 800bd70:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bd74:	f04f 0b01 	mov.w	fp, #1
 800bd78:	4658      	mov	r0, fp
 800bd7a:	b00b      	add	sp, #44	; 0x2c
 800bd7c:	ecbd 8b02 	vpop	{d8}
 800bd80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd84:	a3a0      	add	r3, pc, #640	; (adr r3, 800c008 <__ieee754_rem_pio2+0x310>)
 800bd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8a:	f7f4 fa87 	bl	800029c <__aeabi_dsub>
 800bd8e:	a3a0      	add	r3, pc, #640	; (adr r3, 800c010 <__ieee754_rem_pio2+0x318>)
 800bd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd94:	4604      	mov	r4, r0
 800bd96:	460d      	mov	r5, r1
 800bd98:	f7f4 fa80 	bl	800029c <__aeabi_dsub>
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	e9ca 2300 	strd	r2, r3, [sl]
 800bda4:	4620      	mov	r0, r4
 800bda6:	4629      	mov	r1, r5
 800bda8:	f7f4 fa78 	bl	800029c <__aeabi_dsub>
 800bdac:	a398      	add	r3, pc, #608	; (adr r3, 800c010 <__ieee754_rem_pio2+0x318>)
 800bdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb2:	e7db      	b.n	800bd6c <__ieee754_rem_pio2+0x74>
 800bdb4:	f7f4 fa74 	bl	80002a0 <__adddf3>
 800bdb8:	45b0      	cmp	r8, r6
 800bdba:	4604      	mov	r4, r0
 800bdbc:	460d      	mov	r5, r1
 800bdbe:	d016      	beq.n	800bdee <__ieee754_rem_pio2+0xf6>
 800bdc0:	a38f      	add	r3, pc, #572	; (adr r3, 800c000 <__ieee754_rem_pio2+0x308>)
 800bdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc6:	f7f4 fa6b 	bl	80002a0 <__adddf3>
 800bdca:	4602      	mov	r2, r0
 800bdcc:	460b      	mov	r3, r1
 800bdce:	e9ca 2300 	strd	r2, r3, [sl]
 800bdd2:	4620      	mov	r0, r4
 800bdd4:	4629      	mov	r1, r5
 800bdd6:	f7f4 fa61 	bl	800029c <__aeabi_dsub>
 800bdda:	a389      	add	r3, pc, #548	; (adr r3, 800c000 <__ieee754_rem_pio2+0x308>)
 800bddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde0:	f7f4 fa5e 	bl	80002a0 <__adddf3>
 800bde4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800bde8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bdec:	e7c4      	b.n	800bd78 <__ieee754_rem_pio2+0x80>
 800bdee:	a386      	add	r3, pc, #536	; (adr r3, 800c008 <__ieee754_rem_pio2+0x310>)
 800bdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf4:	f7f4 fa54 	bl	80002a0 <__adddf3>
 800bdf8:	a385      	add	r3, pc, #532	; (adr r3, 800c010 <__ieee754_rem_pio2+0x318>)
 800bdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfe:	4604      	mov	r4, r0
 800be00:	460d      	mov	r5, r1
 800be02:	f7f4 fa4d 	bl	80002a0 <__adddf3>
 800be06:	4602      	mov	r2, r0
 800be08:	460b      	mov	r3, r1
 800be0a:	e9ca 2300 	strd	r2, r3, [sl]
 800be0e:	4620      	mov	r0, r4
 800be10:	4629      	mov	r1, r5
 800be12:	f7f4 fa43 	bl	800029c <__aeabi_dsub>
 800be16:	a37e      	add	r3, pc, #504	; (adr r3, 800c010 <__ieee754_rem_pio2+0x318>)
 800be18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1c:	e7e0      	b.n	800bde0 <__ieee754_rem_pio2+0xe8>
 800be1e:	4b87      	ldr	r3, [pc, #540]	; (800c03c <__ieee754_rem_pio2+0x344>)
 800be20:	4598      	cmp	r8, r3
 800be22:	f300 80d8 	bgt.w	800bfd6 <__ieee754_rem_pio2+0x2de>
 800be26:	f7ff fda7 	bl	800b978 <fabs>
 800be2a:	ec55 4b10 	vmov	r4, r5, d0
 800be2e:	ee10 0a10 	vmov	r0, s0
 800be32:	a379      	add	r3, pc, #484	; (adr r3, 800c018 <__ieee754_rem_pio2+0x320>)
 800be34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be38:	4629      	mov	r1, r5
 800be3a:	f7f4 fbe7 	bl	800060c <__aeabi_dmul>
 800be3e:	4b80      	ldr	r3, [pc, #512]	; (800c040 <__ieee754_rem_pio2+0x348>)
 800be40:	2200      	movs	r2, #0
 800be42:	f7f4 fa2d 	bl	80002a0 <__adddf3>
 800be46:	f7f4 fe91 	bl	8000b6c <__aeabi_d2iz>
 800be4a:	4683      	mov	fp, r0
 800be4c:	f7f4 fb74 	bl	8000538 <__aeabi_i2d>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	ec43 2b18 	vmov	d8, r2, r3
 800be58:	a367      	add	r3, pc, #412	; (adr r3, 800bff8 <__ieee754_rem_pio2+0x300>)
 800be5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5e:	f7f4 fbd5 	bl	800060c <__aeabi_dmul>
 800be62:	4602      	mov	r2, r0
 800be64:	460b      	mov	r3, r1
 800be66:	4620      	mov	r0, r4
 800be68:	4629      	mov	r1, r5
 800be6a:	f7f4 fa17 	bl	800029c <__aeabi_dsub>
 800be6e:	a364      	add	r3, pc, #400	; (adr r3, 800c000 <__ieee754_rem_pio2+0x308>)
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	4606      	mov	r6, r0
 800be76:	460f      	mov	r7, r1
 800be78:	ec51 0b18 	vmov	r0, r1, d8
 800be7c:	f7f4 fbc6 	bl	800060c <__aeabi_dmul>
 800be80:	f1bb 0f1f 	cmp.w	fp, #31
 800be84:	4604      	mov	r4, r0
 800be86:	460d      	mov	r5, r1
 800be88:	dc0d      	bgt.n	800bea6 <__ieee754_rem_pio2+0x1ae>
 800be8a:	4b6e      	ldr	r3, [pc, #440]	; (800c044 <__ieee754_rem_pio2+0x34c>)
 800be8c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800be90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be94:	4543      	cmp	r3, r8
 800be96:	d006      	beq.n	800bea6 <__ieee754_rem_pio2+0x1ae>
 800be98:	4622      	mov	r2, r4
 800be9a:	462b      	mov	r3, r5
 800be9c:	4630      	mov	r0, r6
 800be9e:	4639      	mov	r1, r7
 800bea0:	f7f4 f9fc 	bl	800029c <__aeabi_dsub>
 800bea4:	e00e      	b.n	800bec4 <__ieee754_rem_pio2+0x1cc>
 800bea6:	462b      	mov	r3, r5
 800bea8:	4622      	mov	r2, r4
 800beaa:	4630      	mov	r0, r6
 800beac:	4639      	mov	r1, r7
 800beae:	f7f4 f9f5 	bl	800029c <__aeabi_dsub>
 800beb2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800beb6:	9303      	str	r3, [sp, #12]
 800beb8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bebc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bec0:	2b10      	cmp	r3, #16
 800bec2:	dc02      	bgt.n	800beca <__ieee754_rem_pio2+0x1d2>
 800bec4:	e9ca 0100 	strd	r0, r1, [sl]
 800bec8:	e039      	b.n	800bf3e <__ieee754_rem_pio2+0x246>
 800beca:	a34f      	add	r3, pc, #316	; (adr r3, 800c008 <__ieee754_rem_pio2+0x310>)
 800becc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed0:	ec51 0b18 	vmov	r0, r1, d8
 800bed4:	f7f4 fb9a 	bl	800060c <__aeabi_dmul>
 800bed8:	4604      	mov	r4, r0
 800beda:	460d      	mov	r5, r1
 800bedc:	4602      	mov	r2, r0
 800bede:	460b      	mov	r3, r1
 800bee0:	4630      	mov	r0, r6
 800bee2:	4639      	mov	r1, r7
 800bee4:	f7f4 f9da 	bl	800029c <__aeabi_dsub>
 800bee8:	4602      	mov	r2, r0
 800beea:	460b      	mov	r3, r1
 800beec:	4680      	mov	r8, r0
 800beee:	4689      	mov	r9, r1
 800bef0:	4630      	mov	r0, r6
 800bef2:	4639      	mov	r1, r7
 800bef4:	f7f4 f9d2 	bl	800029c <__aeabi_dsub>
 800bef8:	4622      	mov	r2, r4
 800befa:	462b      	mov	r3, r5
 800befc:	f7f4 f9ce 	bl	800029c <__aeabi_dsub>
 800bf00:	a343      	add	r3, pc, #268	; (adr r3, 800c010 <__ieee754_rem_pio2+0x318>)
 800bf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf06:	4604      	mov	r4, r0
 800bf08:	460d      	mov	r5, r1
 800bf0a:	ec51 0b18 	vmov	r0, r1, d8
 800bf0e:	f7f4 fb7d 	bl	800060c <__aeabi_dmul>
 800bf12:	4622      	mov	r2, r4
 800bf14:	462b      	mov	r3, r5
 800bf16:	f7f4 f9c1 	bl	800029c <__aeabi_dsub>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	4604      	mov	r4, r0
 800bf20:	460d      	mov	r5, r1
 800bf22:	4640      	mov	r0, r8
 800bf24:	4649      	mov	r1, r9
 800bf26:	f7f4 f9b9 	bl	800029c <__aeabi_dsub>
 800bf2a:	9a03      	ldr	r2, [sp, #12]
 800bf2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bf30:	1ad3      	subs	r3, r2, r3
 800bf32:	2b31      	cmp	r3, #49	; 0x31
 800bf34:	dc24      	bgt.n	800bf80 <__ieee754_rem_pio2+0x288>
 800bf36:	e9ca 0100 	strd	r0, r1, [sl]
 800bf3a:	4646      	mov	r6, r8
 800bf3c:	464f      	mov	r7, r9
 800bf3e:	e9da 8900 	ldrd	r8, r9, [sl]
 800bf42:	4630      	mov	r0, r6
 800bf44:	4642      	mov	r2, r8
 800bf46:	464b      	mov	r3, r9
 800bf48:	4639      	mov	r1, r7
 800bf4a:	f7f4 f9a7 	bl	800029c <__aeabi_dsub>
 800bf4e:	462b      	mov	r3, r5
 800bf50:	4622      	mov	r2, r4
 800bf52:	f7f4 f9a3 	bl	800029c <__aeabi_dsub>
 800bf56:	9b02      	ldr	r3, [sp, #8]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bf5e:	f6bf af0b 	bge.w	800bd78 <__ieee754_rem_pio2+0x80>
 800bf62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bf66:	f8ca 3004 	str.w	r3, [sl, #4]
 800bf6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf6e:	f8ca 8000 	str.w	r8, [sl]
 800bf72:	f8ca 0008 	str.w	r0, [sl, #8]
 800bf76:	f8ca 300c 	str.w	r3, [sl, #12]
 800bf7a:	f1cb 0b00 	rsb	fp, fp, #0
 800bf7e:	e6fb      	b.n	800bd78 <__ieee754_rem_pio2+0x80>
 800bf80:	a327      	add	r3, pc, #156	; (adr r3, 800c020 <__ieee754_rem_pio2+0x328>)
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	ec51 0b18 	vmov	r0, r1, d8
 800bf8a:	f7f4 fb3f 	bl	800060c <__aeabi_dmul>
 800bf8e:	4604      	mov	r4, r0
 800bf90:	460d      	mov	r5, r1
 800bf92:	4602      	mov	r2, r0
 800bf94:	460b      	mov	r3, r1
 800bf96:	4640      	mov	r0, r8
 800bf98:	4649      	mov	r1, r9
 800bf9a:	f7f4 f97f 	bl	800029c <__aeabi_dsub>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	460f      	mov	r7, r1
 800bfa6:	4640      	mov	r0, r8
 800bfa8:	4649      	mov	r1, r9
 800bfaa:	f7f4 f977 	bl	800029c <__aeabi_dsub>
 800bfae:	4622      	mov	r2, r4
 800bfb0:	462b      	mov	r3, r5
 800bfb2:	f7f4 f973 	bl	800029c <__aeabi_dsub>
 800bfb6:	a31c      	add	r3, pc, #112	; (adr r3, 800c028 <__ieee754_rem_pio2+0x330>)
 800bfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbc:	4604      	mov	r4, r0
 800bfbe:	460d      	mov	r5, r1
 800bfc0:	ec51 0b18 	vmov	r0, r1, d8
 800bfc4:	f7f4 fb22 	bl	800060c <__aeabi_dmul>
 800bfc8:	4622      	mov	r2, r4
 800bfca:	462b      	mov	r3, r5
 800bfcc:	f7f4 f966 	bl	800029c <__aeabi_dsub>
 800bfd0:	4604      	mov	r4, r0
 800bfd2:	460d      	mov	r5, r1
 800bfd4:	e760      	b.n	800be98 <__ieee754_rem_pio2+0x1a0>
 800bfd6:	4b1c      	ldr	r3, [pc, #112]	; (800c048 <__ieee754_rem_pio2+0x350>)
 800bfd8:	4598      	cmp	r8, r3
 800bfda:	dd37      	ble.n	800c04c <__ieee754_rem_pio2+0x354>
 800bfdc:	ee10 2a10 	vmov	r2, s0
 800bfe0:	462b      	mov	r3, r5
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	4629      	mov	r1, r5
 800bfe6:	f7f4 f959 	bl	800029c <__aeabi_dsub>
 800bfea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bfee:	e9ca 0100 	strd	r0, r1, [sl]
 800bff2:	e695      	b.n	800bd20 <__ieee754_rem_pio2+0x28>
 800bff4:	f3af 8000 	nop.w
 800bff8:	54400000 	.word	0x54400000
 800bffc:	3ff921fb 	.word	0x3ff921fb
 800c000:	1a626331 	.word	0x1a626331
 800c004:	3dd0b461 	.word	0x3dd0b461
 800c008:	1a600000 	.word	0x1a600000
 800c00c:	3dd0b461 	.word	0x3dd0b461
 800c010:	2e037073 	.word	0x2e037073
 800c014:	3ba3198a 	.word	0x3ba3198a
 800c018:	6dc9c883 	.word	0x6dc9c883
 800c01c:	3fe45f30 	.word	0x3fe45f30
 800c020:	2e000000 	.word	0x2e000000
 800c024:	3ba3198a 	.word	0x3ba3198a
 800c028:	252049c1 	.word	0x252049c1
 800c02c:	397b839a 	.word	0x397b839a
 800c030:	3fe921fb 	.word	0x3fe921fb
 800c034:	4002d97b 	.word	0x4002d97b
 800c038:	3ff921fb 	.word	0x3ff921fb
 800c03c:	413921fb 	.word	0x413921fb
 800c040:	3fe00000 	.word	0x3fe00000
 800c044:	0800e660 	.word	0x0800e660
 800c048:	7fefffff 	.word	0x7fefffff
 800c04c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800c050:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800c054:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800c058:	4620      	mov	r0, r4
 800c05a:	460d      	mov	r5, r1
 800c05c:	f7f4 fd86 	bl	8000b6c <__aeabi_d2iz>
 800c060:	f7f4 fa6a 	bl	8000538 <__aeabi_i2d>
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	4620      	mov	r0, r4
 800c06a:	4629      	mov	r1, r5
 800c06c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c070:	f7f4 f914 	bl	800029c <__aeabi_dsub>
 800c074:	4b21      	ldr	r3, [pc, #132]	; (800c0fc <__ieee754_rem_pio2+0x404>)
 800c076:	2200      	movs	r2, #0
 800c078:	f7f4 fac8 	bl	800060c <__aeabi_dmul>
 800c07c:	460d      	mov	r5, r1
 800c07e:	4604      	mov	r4, r0
 800c080:	f7f4 fd74 	bl	8000b6c <__aeabi_d2iz>
 800c084:	f7f4 fa58 	bl	8000538 <__aeabi_i2d>
 800c088:	4602      	mov	r2, r0
 800c08a:	460b      	mov	r3, r1
 800c08c:	4620      	mov	r0, r4
 800c08e:	4629      	mov	r1, r5
 800c090:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c094:	f7f4 f902 	bl	800029c <__aeabi_dsub>
 800c098:	4b18      	ldr	r3, [pc, #96]	; (800c0fc <__ieee754_rem_pio2+0x404>)
 800c09a:	2200      	movs	r2, #0
 800c09c:	f7f4 fab6 	bl	800060c <__aeabi_dmul>
 800c0a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c0a4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800c0a8:	2703      	movs	r7, #3
 800c0aa:	2400      	movs	r4, #0
 800c0ac:	2500      	movs	r5, #0
 800c0ae:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800c0b2:	4622      	mov	r2, r4
 800c0b4:	462b      	mov	r3, r5
 800c0b6:	46b9      	mov	r9, r7
 800c0b8:	3f01      	subs	r7, #1
 800c0ba:	f7f4 fd0f 	bl	8000adc <__aeabi_dcmpeq>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	d1f5      	bne.n	800c0ae <__ieee754_rem_pio2+0x3b6>
 800c0c2:	4b0f      	ldr	r3, [pc, #60]	; (800c100 <__ieee754_rem_pio2+0x408>)
 800c0c4:	9301      	str	r3, [sp, #4]
 800c0c6:	2302      	movs	r3, #2
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	4632      	mov	r2, r6
 800c0cc:	464b      	mov	r3, r9
 800c0ce:	4651      	mov	r1, sl
 800c0d0:	a804      	add	r0, sp, #16
 800c0d2:	f000 f819 	bl	800c108 <__kernel_rem_pio2>
 800c0d6:	9b02      	ldr	r3, [sp, #8]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	4683      	mov	fp, r0
 800c0dc:	f6bf ae4c 	bge.w	800bd78 <__ieee754_rem_pio2+0x80>
 800c0e0:	e9da 2100 	ldrd	r2, r1, [sl]
 800c0e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0e8:	e9ca 2300 	strd	r2, r3, [sl]
 800c0ec:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800c0f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0f4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800c0f8:	e73f      	b.n	800bf7a <__ieee754_rem_pio2+0x282>
 800c0fa:	bf00      	nop
 800c0fc:	41700000 	.word	0x41700000
 800c100:	0800e6e0 	.word	0x0800e6e0
 800c104:	00000000 	.word	0x00000000

0800c108 <__kernel_rem_pio2>:
 800c108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c10c:	ed2d 8b02 	vpush	{d8}
 800c110:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c114:	f112 0f14 	cmn.w	r2, #20
 800c118:	9306      	str	r3, [sp, #24]
 800c11a:	9104      	str	r1, [sp, #16]
 800c11c:	4bc2      	ldr	r3, [pc, #776]	; (800c428 <__kernel_rem_pio2+0x320>)
 800c11e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c120:	9009      	str	r0, [sp, #36]	; 0x24
 800c122:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c126:	9300      	str	r3, [sp, #0]
 800c128:	9b06      	ldr	r3, [sp, #24]
 800c12a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800c12e:	bfa8      	it	ge
 800c130:	1ed4      	subge	r4, r2, #3
 800c132:	9305      	str	r3, [sp, #20]
 800c134:	bfb2      	itee	lt
 800c136:	2400      	movlt	r4, #0
 800c138:	2318      	movge	r3, #24
 800c13a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c13e:	f06f 0317 	mvn.w	r3, #23
 800c142:	fb04 3303 	mla	r3, r4, r3, r3
 800c146:	eb03 0a02 	add.w	sl, r3, r2
 800c14a:	9b00      	ldr	r3, [sp, #0]
 800c14c:	9a05      	ldr	r2, [sp, #20]
 800c14e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800c418 <__kernel_rem_pio2+0x310>
 800c152:	eb03 0802 	add.w	r8, r3, r2
 800c156:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c158:	1aa7      	subs	r7, r4, r2
 800c15a:	ae20      	add	r6, sp, #128	; 0x80
 800c15c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c160:	2500      	movs	r5, #0
 800c162:	4545      	cmp	r5, r8
 800c164:	dd13      	ble.n	800c18e <__kernel_rem_pio2+0x86>
 800c166:	9b06      	ldr	r3, [sp, #24]
 800c168:	aa20      	add	r2, sp, #128	; 0x80
 800c16a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c16e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c172:	f04f 0800 	mov.w	r8, #0
 800c176:	9b00      	ldr	r3, [sp, #0]
 800c178:	4598      	cmp	r8, r3
 800c17a:	dc31      	bgt.n	800c1e0 <__kernel_rem_pio2+0xd8>
 800c17c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800c418 <__kernel_rem_pio2+0x310>
 800c180:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c184:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c188:	462f      	mov	r7, r5
 800c18a:	2600      	movs	r6, #0
 800c18c:	e01b      	b.n	800c1c6 <__kernel_rem_pio2+0xbe>
 800c18e:	42ef      	cmn	r7, r5
 800c190:	d407      	bmi.n	800c1a2 <__kernel_rem_pio2+0x9a>
 800c192:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c196:	f7f4 f9cf 	bl	8000538 <__aeabi_i2d>
 800c19a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c19e:	3501      	adds	r5, #1
 800c1a0:	e7df      	b.n	800c162 <__kernel_rem_pio2+0x5a>
 800c1a2:	ec51 0b18 	vmov	r0, r1, d8
 800c1a6:	e7f8      	b.n	800c19a <__kernel_rem_pio2+0x92>
 800c1a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c1b0:	f7f4 fa2c 	bl	800060c <__aeabi_dmul>
 800c1b4:	4602      	mov	r2, r0
 800c1b6:	460b      	mov	r3, r1
 800c1b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1bc:	f7f4 f870 	bl	80002a0 <__adddf3>
 800c1c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1c4:	3601      	adds	r6, #1
 800c1c6:	9b05      	ldr	r3, [sp, #20]
 800c1c8:	429e      	cmp	r6, r3
 800c1ca:	f1a7 0708 	sub.w	r7, r7, #8
 800c1ce:	ddeb      	ble.n	800c1a8 <__kernel_rem_pio2+0xa0>
 800c1d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1d4:	f108 0801 	add.w	r8, r8, #1
 800c1d8:	ecab 7b02 	vstmia	fp!, {d7}
 800c1dc:	3508      	adds	r5, #8
 800c1de:	e7ca      	b.n	800c176 <__kernel_rem_pio2+0x6e>
 800c1e0:	9b00      	ldr	r3, [sp, #0]
 800c1e2:	aa0c      	add	r2, sp, #48	; 0x30
 800c1e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c1e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1ea:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c1ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c1f0:	9c00      	ldr	r4, [sp, #0]
 800c1f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1f4:	00e3      	lsls	r3, r4, #3
 800c1f6:	9308      	str	r3, [sp, #32]
 800c1f8:	ab98      	add	r3, sp, #608	; 0x260
 800c1fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c1fe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c202:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800c206:	ab70      	add	r3, sp, #448	; 0x1c0
 800c208:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c20c:	46c3      	mov	fp, r8
 800c20e:	46a1      	mov	r9, r4
 800c210:	f1b9 0f00 	cmp.w	r9, #0
 800c214:	f1a5 0508 	sub.w	r5, r5, #8
 800c218:	dc77      	bgt.n	800c30a <__kernel_rem_pio2+0x202>
 800c21a:	ec47 6b10 	vmov	d0, r6, r7
 800c21e:	4650      	mov	r0, sl
 800c220:	f000 fc4a 	bl	800cab8 <scalbn>
 800c224:	ec57 6b10 	vmov	r6, r7, d0
 800c228:	2200      	movs	r2, #0
 800c22a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c22e:	ee10 0a10 	vmov	r0, s0
 800c232:	4639      	mov	r1, r7
 800c234:	f7f4 f9ea 	bl	800060c <__aeabi_dmul>
 800c238:	ec41 0b10 	vmov	d0, r0, r1
 800c23c:	f7ff fcdc 	bl	800bbf8 <floor>
 800c240:	4b7a      	ldr	r3, [pc, #488]	; (800c42c <__kernel_rem_pio2+0x324>)
 800c242:	ec51 0b10 	vmov	r0, r1, d0
 800c246:	2200      	movs	r2, #0
 800c248:	f7f4 f9e0 	bl	800060c <__aeabi_dmul>
 800c24c:	4602      	mov	r2, r0
 800c24e:	460b      	mov	r3, r1
 800c250:	4630      	mov	r0, r6
 800c252:	4639      	mov	r1, r7
 800c254:	f7f4 f822 	bl	800029c <__aeabi_dsub>
 800c258:	460f      	mov	r7, r1
 800c25a:	4606      	mov	r6, r0
 800c25c:	f7f4 fc86 	bl	8000b6c <__aeabi_d2iz>
 800c260:	9002      	str	r0, [sp, #8]
 800c262:	f7f4 f969 	bl	8000538 <__aeabi_i2d>
 800c266:	4602      	mov	r2, r0
 800c268:	460b      	mov	r3, r1
 800c26a:	4630      	mov	r0, r6
 800c26c:	4639      	mov	r1, r7
 800c26e:	f7f4 f815 	bl	800029c <__aeabi_dsub>
 800c272:	f1ba 0f00 	cmp.w	sl, #0
 800c276:	4606      	mov	r6, r0
 800c278:	460f      	mov	r7, r1
 800c27a:	dd6d      	ble.n	800c358 <__kernel_rem_pio2+0x250>
 800c27c:	1e61      	subs	r1, r4, #1
 800c27e:	ab0c      	add	r3, sp, #48	; 0x30
 800c280:	9d02      	ldr	r5, [sp, #8]
 800c282:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c286:	f1ca 0018 	rsb	r0, sl, #24
 800c28a:	fa43 f200 	asr.w	r2, r3, r0
 800c28e:	4415      	add	r5, r2
 800c290:	4082      	lsls	r2, r0
 800c292:	1a9b      	subs	r3, r3, r2
 800c294:	aa0c      	add	r2, sp, #48	; 0x30
 800c296:	9502      	str	r5, [sp, #8]
 800c298:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c29c:	f1ca 0217 	rsb	r2, sl, #23
 800c2a0:	fa43 fb02 	asr.w	fp, r3, r2
 800c2a4:	f1bb 0f00 	cmp.w	fp, #0
 800c2a8:	dd65      	ble.n	800c376 <__kernel_rem_pio2+0x26e>
 800c2aa:	9b02      	ldr	r3, [sp, #8]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	9302      	str	r3, [sp, #8]
 800c2b2:	4615      	mov	r5, r2
 800c2b4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c2b8:	4294      	cmp	r4, r2
 800c2ba:	f300 809f 	bgt.w	800c3fc <__kernel_rem_pio2+0x2f4>
 800c2be:	f1ba 0f00 	cmp.w	sl, #0
 800c2c2:	dd07      	ble.n	800c2d4 <__kernel_rem_pio2+0x1cc>
 800c2c4:	f1ba 0f01 	cmp.w	sl, #1
 800c2c8:	f000 80c1 	beq.w	800c44e <__kernel_rem_pio2+0x346>
 800c2cc:	f1ba 0f02 	cmp.w	sl, #2
 800c2d0:	f000 80c7 	beq.w	800c462 <__kernel_rem_pio2+0x35a>
 800c2d4:	f1bb 0f02 	cmp.w	fp, #2
 800c2d8:	d14d      	bne.n	800c376 <__kernel_rem_pio2+0x26e>
 800c2da:	4632      	mov	r2, r6
 800c2dc:	463b      	mov	r3, r7
 800c2de:	4954      	ldr	r1, [pc, #336]	; (800c430 <__kernel_rem_pio2+0x328>)
 800c2e0:	2000      	movs	r0, #0
 800c2e2:	f7f3 ffdb 	bl	800029c <__aeabi_dsub>
 800c2e6:	4606      	mov	r6, r0
 800c2e8:	460f      	mov	r7, r1
 800c2ea:	2d00      	cmp	r5, #0
 800c2ec:	d043      	beq.n	800c376 <__kernel_rem_pio2+0x26e>
 800c2ee:	4650      	mov	r0, sl
 800c2f0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800c420 <__kernel_rem_pio2+0x318>
 800c2f4:	f000 fbe0 	bl	800cab8 <scalbn>
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	4639      	mov	r1, r7
 800c2fc:	ec53 2b10 	vmov	r2, r3, d0
 800c300:	f7f3 ffcc 	bl	800029c <__aeabi_dsub>
 800c304:	4606      	mov	r6, r0
 800c306:	460f      	mov	r7, r1
 800c308:	e035      	b.n	800c376 <__kernel_rem_pio2+0x26e>
 800c30a:	4b4a      	ldr	r3, [pc, #296]	; (800c434 <__kernel_rem_pio2+0x32c>)
 800c30c:	2200      	movs	r2, #0
 800c30e:	4630      	mov	r0, r6
 800c310:	4639      	mov	r1, r7
 800c312:	f7f4 f97b 	bl	800060c <__aeabi_dmul>
 800c316:	f7f4 fc29 	bl	8000b6c <__aeabi_d2iz>
 800c31a:	f7f4 f90d 	bl	8000538 <__aeabi_i2d>
 800c31e:	4602      	mov	r2, r0
 800c320:	460b      	mov	r3, r1
 800c322:	ec43 2b18 	vmov	d8, r2, r3
 800c326:	4b44      	ldr	r3, [pc, #272]	; (800c438 <__kernel_rem_pio2+0x330>)
 800c328:	2200      	movs	r2, #0
 800c32a:	f7f4 f96f 	bl	800060c <__aeabi_dmul>
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	4630      	mov	r0, r6
 800c334:	4639      	mov	r1, r7
 800c336:	f7f3 ffb1 	bl	800029c <__aeabi_dsub>
 800c33a:	f7f4 fc17 	bl	8000b6c <__aeabi_d2iz>
 800c33e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c342:	f84b 0b04 	str.w	r0, [fp], #4
 800c346:	ec51 0b18 	vmov	r0, r1, d8
 800c34a:	f7f3 ffa9 	bl	80002a0 <__adddf3>
 800c34e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800c352:	4606      	mov	r6, r0
 800c354:	460f      	mov	r7, r1
 800c356:	e75b      	b.n	800c210 <__kernel_rem_pio2+0x108>
 800c358:	d106      	bne.n	800c368 <__kernel_rem_pio2+0x260>
 800c35a:	1e63      	subs	r3, r4, #1
 800c35c:	aa0c      	add	r2, sp, #48	; 0x30
 800c35e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c362:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800c366:	e79d      	b.n	800c2a4 <__kernel_rem_pio2+0x19c>
 800c368:	4b34      	ldr	r3, [pc, #208]	; (800c43c <__kernel_rem_pio2+0x334>)
 800c36a:	2200      	movs	r2, #0
 800c36c:	f7f4 fbd4 	bl	8000b18 <__aeabi_dcmpge>
 800c370:	2800      	cmp	r0, #0
 800c372:	d140      	bne.n	800c3f6 <__kernel_rem_pio2+0x2ee>
 800c374:	4683      	mov	fp, r0
 800c376:	2200      	movs	r2, #0
 800c378:	2300      	movs	r3, #0
 800c37a:	4630      	mov	r0, r6
 800c37c:	4639      	mov	r1, r7
 800c37e:	f7f4 fbad 	bl	8000adc <__aeabi_dcmpeq>
 800c382:	2800      	cmp	r0, #0
 800c384:	f000 80c1 	beq.w	800c50a <__kernel_rem_pio2+0x402>
 800c388:	1e65      	subs	r5, r4, #1
 800c38a:	462b      	mov	r3, r5
 800c38c:	2200      	movs	r2, #0
 800c38e:	9900      	ldr	r1, [sp, #0]
 800c390:	428b      	cmp	r3, r1
 800c392:	da6d      	bge.n	800c470 <__kernel_rem_pio2+0x368>
 800c394:	2a00      	cmp	r2, #0
 800c396:	f000 808a 	beq.w	800c4ae <__kernel_rem_pio2+0x3a6>
 800c39a:	ab0c      	add	r3, sp, #48	; 0x30
 800c39c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c3a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	f000 80ae 	beq.w	800c506 <__kernel_rem_pio2+0x3fe>
 800c3aa:	4650      	mov	r0, sl
 800c3ac:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800c420 <__kernel_rem_pio2+0x318>
 800c3b0:	f000 fb82 	bl	800cab8 <scalbn>
 800c3b4:	1c6b      	adds	r3, r5, #1
 800c3b6:	00da      	lsls	r2, r3, #3
 800c3b8:	9205      	str	r2, [sp, #20]
 800c3ba:	ec57 6b10 	vmov	r6, r7, d0
 800c3be:	aa70      	add	r2, sp, #448	; 0x1c0
 800c3c0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800c434 <__kernel_rem_pio2+0x32c>
 800c3c4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800c3c8:	462c      	mov	r4, r5
 800c3ca:	f04f 0800 	mov.w	r8, #0
 800c3ce:	2c00      	cmp	r4, #0
 800c3d0:	f280 80d4 	bge.w	800c57c <__kernel_rem_pio2+0x474>
 800c3d4:	462c      	mov	r4, r5
 800c3d6:	2c00      	cmp	r4, #0
 800c3d8:	f2c0 8102 	blt.w	800c5e0 <__kernel_rem_pio2+0x4d8>
 800c3dc:	4b18      	ldr	r3, [pc, #96]	; (800c440 <__kernel_rem_pio2+0x338>)
 800c3de:	461e      	mov	r6, r3
 800c3e0:	ab70      	add	r3, sp, #448	; 0x1c0
 800c3e2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800c3e6:	1b2b      	subs	r3, r5, r4
 800c3e8:	f04f 0900 	mov.w	r9, #0
 800c3ec:	f04f 0a00 	mov.w	sl, #0
 800c3f0:	2700      	movs	r7, #0
 800c3f2:	9306      	str	r3, [sp, #24]
 800c3f4:	e0e6      	b.n	800c5c4 <__kernel_rem_pio2+0x4bc>
 800c3f6:	f04f 0b02 	mov.w	fp, #2
 800c3fa:	e756      	b.n	800c2aa <__kernel_rem_pio2+0x1a2>
 800c3fc:	f8d8 3000 	ldr.w	r3, [r8]
 800c400:	bb05      	cbnz	r5, 800c444 <__kernel_rem_pio2+0x33c>
 800c402:	b123      	cbz	r3, 800c40e <__kernel_rem_pio2+0x306>
 800c404:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c408:	f8c8 3000 	str.w	r3, [r8]
 800c40c:	2301      	movs	r3, #1
 800c40e:	3201      	adds	r2, #1
 800c410:	f108 0804 	add.w	r8, r8, #4
 800c414:	461d      	mov	r5, r3
 800c416:	e74f      	b.n	800c2b8 <__kernel_rem_pio2+0x1b0>
	...
 800c424:	3ff00000 	.word	0x3ff00000
 800c428:	0800e828 	.word	0x0800e828
 800c42c:	40200000 	.word	0x40200000
 800c430:	3ff00000 	.word	0x3ff00000
 800c434:	3e700000 	.word	0x3e700000
 800c438:	41700000 	.word	0x41700000
 800c43c:	3fe00000 	.word	0x3fe00000
 800c440:	0800e7e8 	.word	0x0800e7e8
 800c444:	1acb      	subs	r3, r1, r3
 800c446:	f8c8 3000 	str.w	r3, [r8]
 800c44a:	462b      	mov	r3, r5
 800c44c:	e7df      	b.n	800c40e <__kernel_rem_pio2+0x306>
 800c44e:	1e62      	subs	r2, r4, #1
 800c450:	ab0c      	add	r3, sp, #48	; 0x30
 800c452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c456:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c45a:	a90c      	add	r1, sp, #48	; 0x30
 800c45c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c460:	e738      	b.n	800c2d4 <__kernel_rem_pio2+0x1cc>
 800c462:	1e62      	subs	r2, r4, #1
 800c464:	ab0c      	add	r3, sp, #48	; 0x30
 800c466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c46a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c46e:	e7f4      	b.n	800c45a <__kernel_rem_pio2+0x352>
 800c470:	a90c      	add	r1, sp, #48	; 0x30
 800c472:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c476:	3b01      	subs	r3, #1
 800c478:	430a      	orrs	r2, r1
 800c47a:	e788      	b.n	800c38e <__kernel_rem_pio2+0x286>
 800c47c:	3301      	adds	r3, #1
 800c47e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c482:	2900      	cmp	r1, #0
 800c484:	d0fa      	beq.n	800c47c <__kernel_rem_pio2+0x374>
 800c486:	9a08      	ldr	r2, [sp, #32]
 800c488:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800c48c:	446a      	add	r2, sp
 800c48e:	3a98      	subs	r2, #152	; 0x98
 800c490:	9208      	str	r2, [sp, #32]
 800c492:	9a06      	ldr	r2, [sp, #24]
 800c494:	a920      	add	r1, sp, #128	; 0x80
 800c496:	18a2      	adds	r2, r4, r2
 800c498:	18e3      	adds	r3, r4, r3
 800c49a:	f104 0801 	add.w	r8, r4, #1
 800c49e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800c4a2:	9302      	str	r3, [sp, #8]
 800c4a4:	9b02      	ldr	r3, [sp, #8]
 800c4a6:	4543      	cmp	r3, r8
 800c4a8:	da04      	bge.n	800c4b4 <__kernel_rem_pio2+0x3ac>
 800c4aa:	461c      	mov	r4, r3
 800c4ac:	e6a2      	b.n	800c1f4 <__kernel_rem_pio2+0xec>
 800c4ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	e7e4      	b.n	800c47e <__kernel_rem_pio2+0x376>
 800c4b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4b6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c4ba:	f7f4 f83d 	bl	8000538 <__aeabi_i2d>
 800c4be:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c4c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4c4:	46ab      	mov	fp, r5
 800c4c6:	461c      	mov	r4, r3
 800c4c8:	f04f 0900 	mov.w	r9, #0
 800c4cc:	2600      	movs	r6, #0
 800c4ce:	2700      	movs	r7, #0
 800c4d0:	9b05      	ldr	r3, [sp, #20]
 800c4d2:	4599      	cmp	r9, r3
 800c4d4:	dd06      	ble.n	800c4e4 <__kernel_rem_pio2+0x3dc>
 800c4d6:	9b08      	ldr	r3, [sp, #32]
 800c4d8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c4dc:	f108 0801 	add.w	r8, r8, #1
 800c4e0:	9308      	str	r3, [sp, #32]
 800c4e2:	e7df      	b.n	800c4a4 <__kernel_rem_pio2+0x39c>
 800c4e4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c4e8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c4ec:	f7f4 f88e 	bl	800060c <__aeabi_dmul>
 800c4f0:	4602      	mov	r2, r0
 800c4f2:	460b      	mov	r3, r1
 800c4f4:	4630      	mov	r0, r6
 800c4f6:	4639      	mov	r1, r7
 800c4f8:	f7f3 fed2 	bl	80002a0 <__adddf3>
 800c4fc:	f109 0901 	add.w	r9, r9, #1
 800c500:	4606      	mov	r6, r0
 800c502:	460f      	mov	r7, r1
 800c504:	e7e4      	b.n	800c4d0 <__kernel_rem_pio2+0x3c8>
 800c506:	3d01      	subs	r5, #1
 800c508:	e747      	b.n	800c39a <__kernel_rem_pio2+0x292>
 800c50a:	ec47 6b10 	vmov	d0, r6, r7
 800c50e:	f1ca 0000 	rsb	r0, sl, #0
 800c512:	f000 fad1 	bl	800cab8 <scalbn>
 800c516:	ec57 6b10 	vmov	r6, r7, d0
 800c51a:	4ba0      	ldr	r3, [pc, #640]	; (800c79c <__kernel_rem_pio2+0x694>)
 800c51c:	ee10 0a10 	vmov	r0, s0
 800c520:	2200      	movs	r2, #0
 800c522:	4639      	mov	r1, r7
 800c524:	f7f4 faf8 	bl	8000b18 <__aeabi_dcmpge>
 800c528:	b1f8      	cbz	r0, 800c56a <__kernel_rem_pio2+0x462>
 800c52a:	4b9d      	ldr	r3, [pc, #628]	; (800c7a0 <__kernel_rem_pio2+0x698>)
 800c52c:	2200      	movs	r2, #0
 800c52e:	4630      	mov	r0, r6
 800c530:	4639      	mov	r1, r7
 800c532:	f7f4 f86b 	bl	800060c <__aeabi_dmul>
 800c536:	f7f4 fb19 	bl	8000b6c <__aeabi_d2iz>
 800c53a:	4680      	mov	r8, r0
 800c53c:	f7f3 fffc 	bl	8000538 <__aeabi_i2d>
 800c540:	4b96      	ldr	r3, [pc, #600]	; (800c79c <__kernel_rem_pio2+0x694>)
 800c542:	2200      	movs	r2, #0
 800c544:	f7f4 f862 	bl	800060c <__aeabi_dmul>
 800c548:	460b      	mov	r3, r1
 800c54a:	4602      	mov	r2, r0
 800c54c:	4639      	mov	r1, r7
 800c54e:	4630      	mov	r0, r6
 800c550:	f7f3 fea4 	bl	800029c <__aeabi_dsub>
 800c554:	f7f4 fb0a 	bl	8000b6c <__aeabi_d2iz>
 800c558:	1c65      	adds	r5, r4, #1
 800c55a:	ab0c      	add	r3, sp, #48	; 0x30
 800c55c:	f10a 0a18 	add.w	sl, sl, #24
 800c560:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c564:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c568:	e71f      	b.n	800c3aa <__kernel_rem_pio2+0x2a2>
 800c56a:	4630      	mov	r0, r6
 800c56c:	4639      	mov	r1, r7
 800c56e:	f7f4 fafd 	bl	8000b6c <__aeabi_d2iz>
 800c572:	ab0c      	add	r3, sp, #48	; 0x30
 800c574:	4625      	mov	r5, r4
 800c576:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c57a:	e716      	b.n	800c3aa <__kernel_rem_pio2+0x2a2>
 800c57c:	ab0c      	add	r3, sp, #48	; 0x30
 800c57e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c582:	f7f3 ffd9 	bl	8000538 <__aeabi_i2d>
 800c586:	4632      	mov	r2, r6
 800c588:	463b      	mov	r3, r7
 800c58a:	f7f4 f83f 	bl	800060c <__aeabi_dmul>
 800c58e:	4642      	mov	r2, r8
 800c590:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c594:	464b      	mov	r3, r9
 800c596:	4630      	mov	r0, r6
 800c598:	4639      	mov	r1, r7
 800c59a:	f7f4 f837 	bl	800060c <__aeabi_dmul>
 800c59e:	3c01      	subs	r4, #1
 800c5a0:	4606      	mov	r6, r0
 800c5a2:	460f      	mov	r7, r1
 800c5a4:	e713      	b.n	800c3ce <__kernel_rem_pio2+0x2c6>
 800c5a6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800c5aa:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c5ae:	f7f4 f82d 	bl	800060c <__aeabi_dmul>
 800c5b2:	4602      	mov	r2, r0
 800c5b4:	460b      	mov	r3, r1
 800c5b6:	4648      	mov	r0, r9
 800c5b8:	4651      	mov	r1, sl
 800c5ba:	f7f3 fe71 	bl	80002a0 <__adddf3>
 800c5be:	3701      	adds	r7, #1
 800c5c0:	4681      	mov	r9, r0
 800c5c2:	468a      	mov	sl, r1
 800c5c4:	9b00      	ldr	r3, [sp, #0]
 800c5c6:	429f      	cmp	r7, r3
 800c5c8:	dc02      	bgt.n	800c5d0 <__kernel_rem_pio2+0x4c8>
 800c5ca:	9b06      	ldr	r3, [sp, #24]
 800c5cc:	429f      	cmp	r7, r3
 800c5ce:	ddea      	ble.n	800c5a6 <__kernel_rem_pio2+0x49e>
 800c5d0:	9a06      	ldr	r2, [sp, #24]
 800c5d2:	ab48      	add	r3, sp, #288	; 0x120
 800c5d4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800c5d8:	e9c6 9a00 	strd	r9, sl, [r6]
 800c5dc:	3c01      	subs	r4, #1
 800c5de:	e6fa      	b.n	800c3d6 <__kernel_rem_pio2+0x2ce>
 800c5e0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c5e2:	2b02      	cmp	r3, #2
 800c5e4:	dc0b      	bgt.n	800c5fe <__kernel_rem_pio2+0x4f6>
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	dc39      	bgt.n	800c65e <__kernel_rem_pio2+0x556>
 800c5ea:	d05d      	beq.n	800c6a8 <__kernel_rem_pio2+0x5a0>
 800c5ec:	9b02      	ldr	r3, [sp, #8]
 800c5ee:	f003 0007 	and.w	r0, r3, #7
 800c5f2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c5f6:	ecbd 8b02 	vpop	{d8}
 800c5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5fe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c600:	2b03      	cmp	r3, #3
 800c602:	d1f3      	bne.n	800c5ec <__kernel_rem_pio2+0x4e4>
 800c604:	9b05      	ldr	r3, [sp, #20]
 800c606:	9500      	str	r5, [sp, #0]
 800c608:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c60c:	eb0d 0403 	add.w	r4, sp, r3
 800c610:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800c614:	46a2      	mov	sl, r4
 800c616:	9b00      	ldr	r3, [sp, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f1aa 0a08 	sub.w	sl, sl, #8
 800c61e:	dc69      	bgt.n	800c6f4 <__kernel_rem_pio2+0x5ec>
 800c620:	46aa      	mov	sl, r5
 800c622:	f1ba 0f01 	cmp.w	sl, #1
 800c626:	f1a4 0408 	sub.w	r4, r4, #8
 800c62a:	f300 8083 	bgt.w	800c734 <__kernel_rem_pio2+0x62c>
 800c62e:	9c05      	ldr	r4, [sp, #20]
 800c630:	ab48      	add	r3, sp, #288	; 0x120
 800c632:	441c      	add	r4, r3
 800c634:	2000      	movs	r0, #0
 800c636:	2100      	movs	r1, #0
 800c638:	2d01      	cmp	r5, #1
 800c63a:	f300 809a 	bgt.w	800c772 <__kernel_rem_pio2+0x66a>
 800c63e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800c642:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c646:	f1bb 0f00 	cmp.w	fp, #0
 800c64a:	f040 8098 	bne.w	800c77e <__kernel_rem_pio2+0x676>
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	e9c3 7800 	strd	r7, r8, [r3]
 800c654:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c658:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c65c:	e7c6      	b.n	800c5ec <__kernel_rem_pio2+0x4e4>
 800c65e:	9e05      	ldr	r6, [sp, #20]
 800c660:	ab48      	add	r3, sp, #288	; 0x120
 800c662:	441e      	add	r6, r3
 800c664:	462c      	mov	r4, r5
 800c666:	2000      	movs	r0, #0
 800c668:	2100      	movs	r1, #0
 800c66a:	2c00      	cmp	r4, #0
 800c66c:	da33      	bge.n	800c6d6 <__kernel_rem_pio2+0x5ce>
 800c66e:	f1bb 0f00 	cmp.w	fp, #0
 800c672:	d036      	beq.n	800c6e2 <__kernel_rem_pio2+0x5da>
 800c674:	4602      	mov	r2, r0
 800c676:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c67a:	9c04      	ldr	r4, [sp, #16]
 800c67c:	e9c4 2300 	strd	r2, r3, [r4]
 800c680:	4602      	mov	r2, r0
 800c682:	460b      	mov	r3, r1
 800c684:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c688:	f7f3 fe08 	bl	800029c <__aeabi_dsub>
 800c68c:	ae4a      	add	r6, sp, #296	; 0x128
 800c68e:	2401      	movs	r4, #1
 800c690:	42a5      	cmp	r5, r4
 800c692:	da29      	bge.n	800c6e8 <__kernel_rem_pio2+0x5e0>
 800c694:	f1bb 0f00 	cmp.w	fp, #0
 800c698:	d002      	beq.n	800c6a0 <__kernel_rem_pio2+0x598>
 800c69a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c69e:	4619      	mov	r1, r3
 800c6a0:	9b04      	ldr	r3, [sp, #16]
 800c6a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c6a6:	e7a1      	b.n	800c5ec <__kernel_rem_pio2+0x4e4>
 800c6a8:	9c05      	ldr	r4, [sp, #20]
 800c6aa:	ab48      	add	r3, sp, #288	; 0x120
 800c6ac:	441c      	add	r4, r3
 800c6ae:	2000      	movs	r0, #0
 800c6b0:	2100      	movs	r1, #0
 800c6b2:	2d00      	cmp	r5, #0
 800c6b4:	da09      	bge.n	800c6ca <__kernel_rem_pio2+0x5c2>
 800c6b6:	f1bb 0f00 	cmp.w	fp, #0
 800c6ba:	d002      	beq.n	800c6c2 <__kernel_rem_pio2+0x5ba>
 800c6bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6c0:	4619      	mov	r1, r3
 800c6c2:	9b04      	ldr	r3, [sp, #16]
 800c6c4:	e9c3 0100 	strd	r0, r1, [r3]
 800c6c8:	e790      	b.n	800c5ec <__kernel_rem_pio2+0x4e4>
 800c6ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c6ce:	f7f3 fde7 	bl	80002a0 <__adddf3>
 800c6d2:	3d01      	subs	r5, #1
 800c6d4:	e7ed      	b.n	800c6b2 <__kernel_rem_pio2+0x5aa>
 800c6d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c6da:	f7f3 fde1 	bl	80002a0 <__adddf3>
 800c6de:	3c01      	subs	r4, #1
 800c6e0:	e7c3      	b.n	800c66a <__kernel_rem_pio2+0x562>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	e7c8      	b.n	800c67a <__kernel_rem_pio2+0x572>
 800c6e8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c6ec:	f7f3 fdd8 	bl	80002a0 <__adddf3>
 800c6f0:	3401      	adds	r4, #1
 800c6f2:	e7cd      	b.n	800c690 <__kernel_rem_pio2+0x588>
 800c6f4:	e9da 8900 	ldrd	r8, r9, [sl]
 800c6f8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c6fc:	9b00      	ldr	r3, [sp, #0]
 800c6fe:	3b01      	subs	r3, #1
 800c700:	9300      	str	r3, [sp, #0]
 800c702:	4632      	mov	r2, r6
 800c704:	463b      	mov	r3, r7
 800c706:	4640      	mov	r0, r8
 800c708:	4649      	mov	r1, r9
 800c70a:	f7f3 fdc9 	bl	80002a0 <__adddf3>
 800c70e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	4640      	mov	r0, r8
 800c718:	4649      	mov	r1, r9
 800c71a:	f7f3 fdbf 	bl	800029c <__aeabi_dsub>
 800c71e:	4632      	mov	r2, r6
 800c720:	463b      	mov	r3, r7
 800c722:	f7f3 fdbd 	bl	80002a0 <__adddf3>
 800c726:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c72a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c72e:	ed8a 7b00 	vstr	d7, [sl]
 800c732:	e770      	b.n	800c616 <__kernel_rem_pio2+0x50e>
 800c734:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c738:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c73c:	4640      	mov	r0, r8
 800c73e:	4632      	mov	r2, r6
 800c740:	463b      	mov	r3, r7
 800c742:	4649      	mov	r1, r9
 800c744:	f7f3 fdac 	bl	80002a0 <__adddf3>
 800c748:	e9cd 0100 	strd	r0, r1, [sp]
 800c74c:	4602      	mov	r2, r0
 800c74e:	460b      	mov	r3, r1
 800c750:	4640      	mov	r0, r8
 800c752:	4649      	mov	r1, r9
 800c754:	f7f3 fda2 	bl	800029c <__aeabi_dsub>
 800c758:	4632      	mov	r2, r6
 800c75a:	463b      	mov	r3, r7
 800c75c:	f7f3 fda0 	bl	80002a0 <__adddf3>
 800c760:	ed9d 7b00 	vldr	d7, [sp]
 800c764:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c768:	ed84 7b00 	vstr	d7, [r4]
 800c76c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c770:	e757      	b.n	800c622 <__kernel_rem_pio2+0x51a>
 800c772:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c776:	f7f3 fd93 	bl	80002a0 <__adddf3>
 800c77a:	3d01      	subs	r5, #1
 800c77c:	e75c      	b.n	800c638 <__kernel_rem_pio2+0x530>
 800c77e:	9b04      	ldr	r3, [sp, #16]
 800c780:	9a04      	ldr	r2, [sp, #16]
 800c782:	601f      	str	r7, [r3, #0]
 800c784:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c788:	605c      	str	r4, [r3, #4]
 800c78a:	609d      	str	r5, [r3, #8]
 800c78c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c790:	60d3      	str	r3, [r2, #12]
 800c792:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c796:	6110      	str	r0, [r2, #16]
 800c798:	6153      	str	r3, [r2, #20]
 800c79a:	e727      	b.n	800c5ec <__kernel_rem_pio2+0x4e4>
 800c79c:	41700000 	.word	0x41700000
 800c7a0:	3e700000 	.word	0x3e700000
 800c7a4:	00000000 	.word	0x00000000

0800c7a8 <__kernel_cos>:
 800c7a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ac:	ec57 6b10 	vmov	r6, r7, d0
 800c7b0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c7b4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c7b8:	ed8d 1b00 	vstr	d1, [sp]
 800c7bc:	da07      	bge.n	800c7ce <__kernel_cos+0x26>
 800c7be:	ee10 0a10 	vmov	r0, s0
 800c7c2:	4639      	mov	r1, r7
 800c7c4:	f7f4 f9d2 	bl	8000b6c <__aeabi_d2iz>
 800c7c8:	2800      	cmp	r0, #0
 800c7ca:	f000 8088 	beq.w	800c8de <__kernel_cos+0x136>
 800c7ce:	4632      	mov	r2, r6
 800c7d0:	463b      	mov	r3, r7
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	f7f3 ff19 	bl	800060c <__aeabi_dmul>
 800c7da:	4b51      	ldr	r3, [pc, #324]	; (800c920 <__kernel_cos+0x178>)
 800c7dc:	2200      	movs	r2, #0
 800c7de:	4604      	mov	r4, r0
 800c7e0:	460d      	mov	r5, r1
 800c7e2:	f7f3 ff13 	bl	800060c <__aeabi_dmul>
 800c7e6:	a340      	add	r3, pc, #256	; (adr r3, 800c8e8 <__kernel_cos+0x140>)
 800c7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ec:	4682      	mov	sl, r0
 800c7ee:	468b      	mov	fp, r1
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	4629      	mov	r1, r5
 800c7f4:	f7f3 ff0a 	bl	800060c <__aeabi_dmul>
 800c7f8:	a33d      	add	r3, pc, #244	; (adr r3, 800c8f0 <__kernel_cos+0x148>)
 800c7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fe:	f7f3 fd4f 	bl	80002a0 <__adddf3>
 800c802:	4622      	mov	r2, r4
 800c804:	462b      	mov	r3, r5
 800c806:	f7f3 ff01 	bl	800060c <__aeabi_dmul>
 800c80a:	a33b      	add	r3, pc, #236	; (adr r3, 800c8f8 <__kernel_cos+0x150>)
 800c80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c810:	f7f3 fd44 	bl	800029c <__aeabi_dsub>
 800c814:	4622      	mov	r2, r4
 800c816:	462b      	mov	r3, r5
 800c818:	f7f3 fef8 	bl	800060c <__aeabi_dmul>
 800c81c:	a338      	add	r3, pc, #224	; (adr r3, 800c900 <__kernel_cos+0x158>)
 800c81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c822:	f7f3 fd3d 	bl	80002a0 <__adddf3>
 800c826:	4622      	mov	r2, r4
 800c828:	462b      	mov	r3, r5
 800c82a:	f7f3 feef 	bl	800060c <__aeabi_dmul>
 800c82e:	a336      	add	r3, pc, #216	; (adr r3, 800c908 <__kernel_cos+0x160>)
 800c830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c834:	f7f3 fd32 	bl	800029c <__aeabi_dsub>
 800c838:	4622      	mov	r2, r4
 800c83a:	462b      	mov	r3, r5
 800c83c:	f7f3 fee6 	bl	800060c <__aeabi_dmul>
 800c840:	a333      	add	r3, pc, #204	; (adr r3, 800c910 <__kernel_cos+0x168>)
 800c842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c846:	f7f3 fd2b 	bl	80002a0 <__adddf3>
 800c84a:	4622      	mov	r2, r4
 800c84c:	462b      	mov	r3, r5
 800c84e:	f7f3 fedd 	bl	800060c <__aeabi_dmul>
 800c852:	4622      	mov	r2, r4
 800c854:	462b      	mov	r3, r5
 800c856:	f7f3 fed9 	bl	800060c <__aeabi_dmul>
 800c85a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c85e:	4604      	mov	r4, r0
 800c860:	460d      	mov	r5, r1
 800c862:	4630      	mov	r0, r6
 800c864:	4639      	mov	r1, r7
 800c866:	f7f3 fed1 	bl	800060c <__aeabi_dmul>
 800c86a:	460b      	mov	r3, r1
 800c86c:	4602      	mov	r2, r0
 800c86e:	4629      	mov	r1, r5
 800c870:	4620      	mov	r0, r4
 800c872:	f7f3 fd13 	bl	800029c <__aeabi_dsub>
 800c876:	4b2b      	ldr	r3, [pc, #172]	; (800c924 <__kernel_cos+0x17c>)
 800c878:	4598      	cmp	r8, r3
 800c87a:	4606      	mov	r6, r0
 800c87c:	460f      	mov	r7, r1
 800c87e:	dc10      	bgt.n	800c8a2 <__kernel_cos+0xfa>
 800c880:	4602      	mov	r2, r0
 800c882:	460b      	mov	r3, r1
 800c884:	4650      	mov	r0, sl
 800c886:	4659      	mov	r1, fp
 800c888:	f7f3 fd08 	bl	800029c <__aeabi_dsub>
 800c88c:	460b      	mov	r3, r1
 800c88e:	4926      	ldr	r1, [pc, #152]	; (800c928 <__kernel_cos+0x180>)
 800c890:	4602      	mov	r2, r0
 800c892:	2000      	movs	r0, #0
 800c894:	f7f3 fd02 	bl	800029c <__aeabi_dsub>
 800c898:	ec41 0b10 	vmov	d0, r0, r1
 800c89c:	b003      	add	sp, #12
 800c89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a2:	4b22      	ldr	r3, [pc, #136]	; (800c92c <__kernel_cos+0x184>)
 800c8a4:	4920      	ldr	r1, [pc, #128]	; (800c928 <__kernel_cos+0x180>)
 800c8a6:	4598      	cmp	r8, r3
 800c8a8:	bfcc      	ite	gt
 800c8aa:	4d21      	ldrgt	r5, [pc, #132]	; (800c930 <__kernel_cos+0x188>)
 800c8ac:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c8b0:	2400      	movs	r4, #0
 800c8b2:	4622      	mov	r2, r4
 800c8b4:	462b      	mov	r3, r5
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	f7f3 fcf0 	bl	800029c <__aeabi_dsub>
 800c8bc:	4622      	mov	r2, r4
 800c8be:	4680      	mov	r8, r0
 800c8c0:	4689      	mov	r9, r1
 800c8c2:	462b      	mov	r3, r5
 800c8c4:	4650      	mov	r0, sl
 800c8c6:	4659      	mov	r1, fp
 800c8c8:	f7f3 fce8 	bl	800029c <__aeabi_dsub>
 800c8cc:	4632      	mov	r2, r6
 800c8ce:	463b      	mov	r3, r7
 800c8d0:	f7f3 fce4 	bl	800029c <__aeabi_dsub>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4640      	mov	r0, r8
 800c8da:	4649      	mov	r1, r9
 800c8dc:	e7da      	b.n	800c894 <__kernel_cos+0xec>
 800c8de:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c918 <__kernel_cos+0x170>
 800c8e2:	e7db      	b.n	800c89c <__kernel_cos+0xf4>
 800c8e4:	f3af 8000 	nop.w
 800c8e8:	be8838d4 	.word	0xbe8838d4
 800c8ec:	bda8fae9 	.word	0xbda8fae9
 800c8f0:	bdb4b1c4 	.word	0xbdb4b1c4
 800c8f4:	3e21ee9e 	.word	0x3e21ee9e
 800c8f8:	809c52ad 	.word	0x809c52ad
 800c8fc:	3e927e4f 	.word	0x3e927e4f
 800c900:	19cb1590 	.word	0x19cb1590
 800c904:	3efa01a0 	.word	0x3efa01a0
 800c908:	16c15177 	.word	0x16c15177
 800c90c:	3f56c16c 	.word	0x3f56c16c
 800c910:	5555554c 	.word	0x5555554c
 800c914:	3fa55555 	.word	0x3fa55555
 800c918:	00000000 	.word	0x00000000
 800c91c:	3ff00000 	.word	0x3ff00000
 800c920:	3fe00000 	.word	0x3fe00000
 800c924:	3fd33332 	.word	0x3fd33332
 800c928:	3ff00000 	.word	0x3ff00000
 800c92c:	3fe90000 	.word	0x3fe90000
 800c930:	3fd20000 	.word	0x3fd20000
 800c934:	00000000 	.word	0x00000000

0800c938 <__kernel_sin>:
 800c938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c93c:	ed2d 8b04 	vpush	{d8-d9}
 800c940:	eeb0 8a41 	vmov.f32	s16, s2
 800c944:	eef0 8a61 	vmov.f32	s17, s3
 800c948:	ec55 4b10 	vmov	r4, r5, d0
 800c94c:	b083      	sub	sp, #12
 800c94e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c952:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c956:	9001      	str	r0, [sp, #4]
 800c958:	da06      	bge.n	800c968 <__kernel_sin+0x30>
 800c95a:	ee10 0a10 	vmov	r0, s0
 800c95e:	4629      	mov	r1, r5
 800c960:	f7f4 f904 	bl	8000b6c <__aeabi_d2iz>
 800c964:	2800      	cmp	r0, #0
 800c966:	d051      	beq.n	800ca0c <__kernel_sin+0xd4>
 800c968:	4622      	mov	r2, r4
 800c96a:	462b      	mov	r3, r5
 800c96c:	4620      	mov	r0, r4
 800c96e:	4629      	mov	r1, r5
 800c970:	f7f3 fe4c 	bl	800060c <__aeabi_dmul>
 800c974:	4682      	mov	sl, r0
 800c976:	468b      	mov	fp, r1
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	4620      	mov	r0, r4
 800c97e:	4629      	mov	r1, r5
 800c980:	f7f3 fe44 	bl	800060c <__aeabi_dmul>
 800c984:	a341      	add	r3, pc, #260	; (adr r3, 800ca8c <__kernel_sin+0x154>)
 800c986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98a:	4680      	mov	r8, r0
 800c98c:	4689      	mov	r9, r1
 800c98e:	4650      	mov	r0, sl
 800c990:	4659      	mov	r1, fp
 800c992:	f7f3 fe3b 	bl	800060c <__aeabi_dmul>
 800c996:	a33f      	add	r3, pc, #252	; (adr r3, 800ca94 <__kernel_sin+0x15c>)
 800c998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99c:	f7f3 fc7e 	bl	800029c <__aeabi_dsub>
 800c9a0:	4652      	mov	r2, sl
 800c9a2:	465b      	mov	r3, fp
 800c9a4:	f7f3 fe32 	bl	800060c <__aeabi_dmul>
 800c9a8:	a33c      	add	r3, pc, #240	; (adr r3, 800ca9c <__kernel_sin+0x164>)
 800c9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ae:	f7f3 fc77 	bl	80002a0 <__adddf3>
 800c9b2:	4652      	mov	r2, sl
 800c9b4:	465b      	mov	r3, fp
 800c9b6:	f7f3 fe29 	bl	800060c <__aeabi_dmul>
 800c9ba:	a33a      	add	r3, pc, #232	; (adr r3, 800caa4 <__kernel_sin+0x16c>)
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	f7f3 fc6c 	bl	800029c <__aeabi_dsub>
 800c9c4:	4652      	mov	r2, sl
 800c9c6:	465b      	mov	r3, fp
 800c9c8:	f7f3 fe20 	bl	800060c <__aeabi_dmul>
 800c9cc:	a337      	add	r3, pc, #220	; (adr r3, 800caac <__kernel_sin+0x174>)
 800c9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d2:	f7f3 fc65 	bl	80002a0 <__adddf3>
 800c9d6:	9b01      	ldr	r3, [sp, #4]
 800c9d8:	4606      	mov	r6, r0
 800c9da:	460f      	mov	r7, r1
 800c9dc:	b9eb      	cbnz	r3, 800ca1a <__kernel_sin+0xe2>
 800c9de:	4602      	mov	r2, r0
 800c9e0:	460b      	mov	r3, r1
 800c9e2:	4650      	mov	r0, sl
 800c9e4:	4659      	mov	r1, fp
 800c9e6:	f7f3 fe11 	bl	800060c <__aeabi_dmul>
 800c9ea:	a325      	add	r3, pc, #148	; (adr r3, 800ca80 <__kernel_sin+0x148>)
 800c9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f0:	f7f3 fc54 	bl	800029c <__aeabi_dsub>
 800c9f4:	4642      	mov	r2, r8
 800c9f6:	464b      	mov	r3, r9
 800c9f8:	f7f3 fe08 	bl	800060c <__aeabi_dmul>
 800c9fc:	4602      	mov	r2, r0
 800c9fe:	460b      	mov	r3, r1
 800ca00:	4620      	mov	r0, r4
 800ca02:	4629      	mov	r1, r5
 800ca04:	f7f3 fc4c 	bl	80002a0 <__adddf3>
 800ca08:	4604      	mov	r4, r0
 800ca0a:	460d      	mov	r5, r1
 800ca0c:	ec45 4b10 	vmov	d0, r4, r5
 800ca10:	b003      	add	sp, #12
 800ca12:	ecbd 8b04 	vpop	{d8-d9}
 800ca16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca1a:	4b1b      	ldr	r3, [pc, #108]	; (800ca88 <__kernel_sin+0x150>)
 800ca1c:	ec51 0b18 	vmov	r0, r1, d8
 800ca20:	2200      	movs	r2, #0
 800ca22:	f7f3 fdf3 	bl	800060c <__aeabi_dmul>
 800ca26:	4632      	mov	r2, r6
 800ca28:	ec41 0b19 	vmov	d9, r0, r1
 800ca2c:	463b      	mov	r3, r7
 800ca2e:	4640      	mov	r0, r8
 800ca30:	4649      	mov	r1, r9
 800ca32:	f7f3 fdeb 	bl	800060c <__aeabi_dmul>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	ec51 0b19 	vmov	r0, r1, d9
 800ca3e:	f7f3 fc2d 	bl	800029c <__aeabi_dsub>
 800ca42:	4652      	mov	r2, sl
 800ca44:	465b      	mov	r3, fp
 800ca46:	f7f3 fde1 	bl	800060c <__aeabi_dmul>
 800ca4a:	ec53 2b18 	vmov	r2, r3, d8
 800ca4e:	f7f3 fc25 	bl	800029c <__aeabi_dsub>
 800ca52:	a30b      	add	r3, pc, #44	; (adr r3, 800ca80 <__kernel_sin+0x148>)
 800ca54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca58:	4606      	mov	r6, r0
 800ca5a:	460f      	mov	r7, r1
 800ca5c:	4640      	mov	r0, r8
 800ca5e:	4649      	mov	r1, r9
 800ca60:	f7f3 fdd4 	bl	800060c <__aeabi_dmul>
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	4630      	mov	r0, r6
 800ca6a:	4639      	mov	r1, r7
 800ca6c:	f7f3 fc18 	bl	80002a0 <__adddf3>
 800ca70:	4602      	mov	r2, r0
 800ca72:	460b      	mov	r3, r1
 800ca74:	4620      	mov	r0, r4
 800ca76:	4629      	mov	r1, r5
 800ca78:	f7f3 fc10 	bl	800029c <__aeabi_dsub>
 800ca7c:	e7c4      	b.n	800ca08 <__kernel_sin+0xd0>
 800ca7e:	bf00      	nop
 800ca80:	55555549 	.word	0x55555549
 800ca84:	3fc55555 	.word	0x3fc55555
 800ca88:	3fe00000 	.word	0x3fe00000
 800ca8c:	5acfd57c 	.word	0x5acfd57c
 800ca90:	3de5d93a 	.word	0x3de5d93a
 800ca94:	8a2b9ceb 	.word	0x8a2b9ceb
 800ca98:	3e5ae5e6 	.word	0x3e5ae5e6
 800ca9c:	57b1fe7d 	.word	0x57b1fe7d
 800caa0:	3ec71de3 	.word	0x3ec71de3
 800caa4:	19c161d5 	.word	0x19c161d5
 800caa8:	3f2a01a0 	.word	0x3f2a01a0
 800caac:	1110f8a6 	.word	0x1110f8a6
 800cab0:	3f811111 	.word	0x3f811111
 800cab4:	00000000 	.word	0x00000000

0800cab8 <scalbn>:
 800cab8:	b570      	push	{r4, r5, r6, lr}
 800caba:	ec55 4b10 	vmov	r4, r5, d0
 800cabe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cac2:	4606      	mov	r6, r0
 800cac4:	462b      	mov	r3, r5
 800cac6:	b999      	cbnz	r1, 800caf0 <scalbn+0x38>
 800cac8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cacc:	4323      	orrs	r3, r4
 800cace:	d03f      	beq.n	800cb50 <scalbn+0x98>
 800cad0:	4b35      	ldr	r3, [pc, #212]	; (800cba8 <scalbn+0xf0>)
 800cad2:	4629      	mov	r1, r5
 800cad4:	ee10 0a10 	vmov	r0, s0
 800cad8:	2200      	movs	r2, #0
 800cada:	f7f3 fd97 	bl	800060c <__aeabi_dmul>
 800cade:	4b33      	ldr	r3, [pc, #204]	; (800cbac <scalbn+0xf4>)
 800cae0:	429e      	cmp	r6, r3
 800cae2:	4604      	mov	r4, r0
 800cae4:	460d      	mov	r5, r1
 800cae6:	da10      	bge.n	800cb0a <scalbn+0x52>
 800cae8:	a327      	add	r3, pc, #156	; (adr r3, 800cb88 <scalbn+0xd0>)
 800caea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caee:	e01f      	b.n	800cb30 <scalbn+0x78>
 800caf0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800caf4:	4291      	cmp	r1, r2
 800caf6:	d10c      	bne.n	800cb12 <scalbn+0x5a>
 800caf8:	ee10 2a10 	vmov	r2, s0
 800cafc:	4620      	mov	r0, r4
 800cafe:	4629      	mov	r1, r5
 800cb00:	f7f3 fbce 	bl	80002a0 <__adddf3>
 800cb04:	4604      	mov	r4, r0
 800cb06:	460d      	mov	r5, r1
 800cb08:	e022      	b.n	800cb50 <scalbn+0x98>
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cb10:	3936      	subs	r1, #54	; 0x36
 800cb12:	f24c 3250 	movw	r2, #50000	; 0xc350
 800cb16:	4296      	cmp	r6, r2
 800cb18:	dd0d      	ble.n	800cb36 <scalbn+0x7e>
 800cb1a:	2d00      	cmp	r5, #0
 800cb1c:	a11c      	add	r1, pc, #112	; (adr r1, 800cb90 <scalbn+0xd8>)
 800cb1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb22:	da02      	bge.n	800cb2a <scalbn+0x72>
 800cb24:	a11c      	add	r1, pc, #112	; (adr r1, 800cb98 <scalbn+0xe0>)
 800cb26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb2a:	a319      	add	r3, pc, #100	; (adr r3, 800cb90 <scalbn+0xd8>)
 800cb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb30:	f7f3 fd6c 	bl	800060c <__aeabi_dmul>
 800cb34:	e7e6      	b.n	800cb04 <scalbn+0x4c>
 800cb36:	1872      	adds	r2, r6, r1
 800cb38:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb3c:	428a      	cmp	r2, r1
 800cb3e:	dcec      	bgt.n	800cb1a <scalbn+0x62>
 800cb40:	2a00      	cmp	r2, #0
 800cb42:	dd08      	ble.n	800cb56 <scalbn+0x9e>
 800cb44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cb48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cb4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cb50:	ec45 4b10 	vmov	d0, r4, r5
 800cb54:	bd70      	pop	{r4, r5, r6, pc}
 800cb56:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cb5a:	da08      	bge.n	800cb6e <scalbn+0xb6>
 800cb5c:	2d00      	cmp	r5, #0
 800cb5e:	a10a      	add	r1, pc, #40	; (adr r1, 800cb88 <scalbn+0xd0>)
 800cb60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb64:	dac0      	bge.n	800cae8 <scalbn+0x30>
 800cb66:	a10e      	add	r1, pc, #56	; (adr r1, 800cba0 <scalbn+0xe8>)
 800cb68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb6c:	e7bc      	b.n	800cae8 <scalbn+0x30>
 800cb6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cb72:	3236      	adds	r2, #54	; 0x36
 800cb74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cb78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	4b0c      	ldr	r3, [pc, #48]	; (800cbb0 <scalbn+0xf8>)
 800cb80:	2200      	movs	r2, #0
 800cb82:	e7d5      	b.n	800cb30 <scalbn+0x78>
 800cb84:	f3af 8000 	nop.w
 800cb88:	c2f8f359 	.word	0xc2f8f359
 800cb8c:	01a56e1f 	.word	0x01a56e1f
 800cb90:	8800759c 	.word	0x8800759c
 800cb94:	7e37e43c 	.word	0x7e37e43c
 800cb98:	8800759c 	.word	0x8800759c
 800cb9c:	fe37e43c 	.word	0xfe37e43c
 800cba0:	c2f8f359 	.word	0xc2f8f359
 800cba4:	81a56e1f 	.word	0x81a56e1f
 800cba8:	43500000 	.word	0x43500000
 800cbac:	ffff3cb0 	.word	0xffff3cb0
 800cbb0:	3c900000 	.word	0x3c900000

0800cbb4 <_init>:
 800cbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbb6:	bf00      	nop
 800cbb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbba:	bc08      	pop	{r3}
 800cbbc:	469e      	mov	lr, r3
 800cbbe:	4770      	bx	lr

0800cbc0 <_fini>:
 800cbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc2:	bf00      	nop
 800cbc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbc6:	bc08      	pop	{r3}
 800cbc8:	469e      	mov	lr, r3
 800cbca:	4770      	bx	lr
