# Lab 2

> <h3>Learning Objectives</h3>

> - Combinational digital circuit modeling <br>
> - Constructing a larger module using a smaller module

### Lab Exercises

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | Implement a 8-bit adder circuit using 1-bit adder module | [`FADDER8BIT.v`](lab-exercises/FADDER8BIT.v) |
| 2  | Implement a 32-bit adder using 8-bit adder module. | [`FADDER32BIT.v`](lab-exercises/FADDER32BIT.v) |
| 3  | Use `FULLADDER()` to implement `ADDSUB()` module which takes two 4-bit numbers and one control input `M` as input argument and produces a 4-bit sum/sub with an overflow bit `V` | [`ADDSUB.v`](lab-exercises/ADDSUB.v) |

### Practice

| S. No. | Exercise | Link |
| ------------- | ------------- | -- |
| 1  | 4:1 Multiplexer | [`mux4to1.v`](practice/mux4to1.v) |
| 2  | 16:1 Multiplexer using 4:1 Mux | [`mux16to1.v`](practice/mux16to1.v) |
| 3  | 3:8 Decoder | [`DECODER.v`](practice/DECODER.v) |
| 4  | Full Adder using 3:8 Decoder | [`FADDER.v`](practice/FADDER.v) |
| 5  | 4-bit comparator using behavioral modelling | [`comparator.v`](practice/comparator.v) |


