Analysis & Synthesis report for bup_3c120_fpga
Fri Nov 18 11:10:04 2011
Quartus II 64-Bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state
 12. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 13. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state
 14. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 15. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state
 16. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state
 17. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state
 18. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state
 19. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 20. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 21. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 22. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 23. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 24. State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Gate-level Retiming
 31. Physical Synthesis Netlist Optimizations
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (No Restructuring Performed)
 34. Source assignments for altddio_out:altddio_out_component
 35. Source assignments for altddio_out:altddio_out_component|ddio_out_pkd:auto_generated
 36. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated
 37. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated
 38. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated
 39. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated
 40. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 41. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 42. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
 43. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 44. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 45. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 46. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 47. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 48. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated
 49. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave
 50. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1
 51. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1
 52. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
 53. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
 54. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram
 55. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram
 56. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram
 57. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst
 58. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
 59. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
 60. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
 61. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
 62. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
 63. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
 64. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
 65. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
 66. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
 67. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5
 68. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
 69. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2
 70. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
 71. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated
 72. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
 73. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2
 74. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1
 75. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1
 76. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2
 77. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3
 78. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
 79. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
 80. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
 81. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
 82. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
 83. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
 84. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
 85. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
 86. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12
 87. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13
 88. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated
 89. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4
 90. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
 91. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
 92. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
 93. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
 94. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
 95. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
 96. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
 97. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6
 98. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7
 99. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5
100. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1
101. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1
102. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
103. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
104. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
105. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
106. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
107. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
108. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
109. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
110. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
111. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
112. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
113. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
114. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
115. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
116. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
117. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
118. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
119. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
120. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
121. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
122. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
123. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
124. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
125. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
126. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
127. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
128. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
129. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
130. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
131. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
132. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
133. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
134. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
135. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
136. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
137. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
138. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
139. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
140. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
141. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
142. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
143. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated
144. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated
145. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated
146. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
147. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
148. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
149. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
150. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
151. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
152. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
153. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
154. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
155. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
156. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
157. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
158. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
159. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
160. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
161. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
162. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
163. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
164. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
165. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
166. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
167. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
168. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
169. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
170. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
171. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u
172. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u
173. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u
174. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u
175. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u
176. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u
177. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u
178. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u
179. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u
180. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u
181. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u
182. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u
183. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u
184. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u
185. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u
186. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated
187. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
188. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
189. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
190. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
191. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
192. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
193. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
194. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
195. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
196. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
197. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
198. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
199. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
200. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
201. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
202. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
203. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component
204. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated
205. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component
206. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated
207. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1
208. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component
209. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated
210. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component
211. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated
212. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch
213. Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|altsyncram_vc81:altsyncram2
214. Parameter Settings for User Entity Instance: Top-level Entity: |bup_3c120_fpga
215. Parameter Settings for User Entity Instance: altddio_out:altddio_out_component
216. Parameter Settings for User Entity Instance: tx_clk_pll:tx_clk_inst|altpll:altpll_component
217. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
218. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
219. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
220. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
221. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
222. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
223. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
224. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
225. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
226. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
227. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
228. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
229. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
230. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
231. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
232. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
233. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
234. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
235. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
236. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory
237. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram
238. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
239. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
240. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
241. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo
242. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo
243. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo
244. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo
245. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo
246. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo
247. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo
248. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo
249. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo
250. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst
251. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0
252. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1
253. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2
254. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3
255. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4
256. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst
257. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo
258. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL
259. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
260. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
261. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
262. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
263. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
264. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5
265. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
266. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
267. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2
268. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO
269. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
270. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
271. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
272. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
273. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
274. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
275. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
276. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
277. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
278. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
279. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
280. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
281. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
282. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
283. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
284. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
285. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2
286. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
287. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
288. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
289. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1
290. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
291. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1
292. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2
293. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3
294. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
295. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
296. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
297. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
298. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
299. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
300. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
301. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
302. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12
303. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13
304. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT
305. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component
306. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
307. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
308. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
309. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
310. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
311. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4
312. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
313. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
314. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3
315. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6
316. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7
317. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5
318. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
319. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
320. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
321. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
322. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1
323. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
324. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1
325. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
326. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
327. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
328. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
329. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
330. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
331. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
332. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
333. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
334. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
335. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
336. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
337. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
338. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
339. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
340. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
341. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
342. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
343. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
344. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
345. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
346. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
347. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
348. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
349. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
350. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3
351. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4
352. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
353. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
354. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
355. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
356. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
357. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1
358. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2
359. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII
360. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component
361. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component
362. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1
363. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component
364. Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component
365. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
366. Parameter Settings for Inferred Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0
367. Parameter Settings for Inferred Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8
368. altpll Parameter Settings by Entity Instance
369. altsyncram Parameter Settings by Entity Instance
370. altmult_add Parameter Settings by Entity Instance
371. scfifo Parameter Settings by Entity Instance
372. altshift_taps Parameter Settings by Entity Instance
373. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch"
374. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid:the_sysid"
375. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo"
376. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx"
377. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo"
378. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx"
379. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write"
380. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber"
381. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo"
382. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx"
383. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
384. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
385. Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst"
386. Port Connectivity Checks: "tx_clk_pll:tx_clk_inst"
387. Elapsed Time Per Partition
388. Analysis & Synthesis Messages
389. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 18 11:10:04 2011     ;
; Quartus II 64-Bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; bup_3c120_fpga                            ;
; Top-level Entity Name              ; bup_3c120_fpga                            ;
; Family                             ; Cyclone III                               ;
; Total logic elements               ; 11,664                                    ;
;     Total combinational functions  ; 8,268                                     ;
;     Dedicated logic registers      ; 6,910                                     ;
; Total registers                    ; 6922                                      ;
; Total pins                         ; 105                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 272,436                                   ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C120F780C7      ;                    ;
; Top-level entity name                                                      ; bup_3c120_fpga     ; bup_3c120_fpga     ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; State Machine Processing                                                   ; One-Hot            ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 2                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                                                     ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tse_mac.v                           ; yes             ; User Wizard-Generated File             ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/tse_mac.v                                                         ;
; tx_clk_pll.v                        ; yes             ; User Wizard-Generated File             ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/tx_clk_pll.v                                                      ;
; bup_3c120_fpga.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/bup_3c120_fpga.v                                                  ;
; altddio_out.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                                                   ;
; aglobal111.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                                                                                                                                    ;
; stratix_ddio.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                                                  ;
; cyclone_ddio.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                                                  ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                       ;
; stratix_lcell.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                                                 ;
; db/ddio_out_pkd.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ddio_out_pkd.tdf                                               ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                        ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                                   ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                                 ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                                 ;
; db/tx_clk_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/tx_clk_pll_altpll.v                                            ;
; bup_3c120_fpga_sopc.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/bup_3c120_fpga_sopc.v                                             ;
; cpu.v                               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu.v                                                             ;
; cpu_test_bench.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_test_bench.v                                                  ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                    ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                             ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                    ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                     ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                        ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                        ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                      ;
; db/altsyncram_vid1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_vid1.tdf                                            ;
; db/altsyncram_74g1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_74g1.tdf                                            ;
; cpu_ic_tag_ram.mif                  ; yes             ; Auto-Found Memory Initialization File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_ic_tag_ram.mif                                                ;
; db/altsyncram_cqf1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_cqf1.tdf                                            ;
; cpu_rf_ram_a.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_rf_ram_a.mif                                                  ;
; db/altsyncram_dqf1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_dqf1.tdf                                            ;
; cpu_rf_ram_b.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_rf_ram_b.mif                                                  ;
; cpu_mult_cell.v                     ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_mult_cell.v                                                   ;
; altmult_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altmult_add.tdf                                                                                                                                                   ;
; stratix_mac_mult.inc                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                                                                                                              ;
; stratix_mac_out.inc                 ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                                                                                                               ;
; db/mult_add_dfr2.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/mult_add_dfr2.tdf                                              ;
; db/ded_mult_br81.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ded_mult_br81.tdf                                              ;
; db/dffpipe_93c.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/dffpipe_93c.tdf                                                ;
; db/mult_add_ffr2.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/mult_add_ffr2.tdf                                              ;
; db/altsyncram_6472.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_6472.tdf                                            ;
; cpu_ociram_default_contents.mif     ; yes             ; Auto-Found Memory Initialization File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_ociram_default_contents.mif                                   ;
; cpu_oci_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_oci_test_bench.v                                              ;
; db/altsyncram_n802.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_n802.tdf                                            ;
; cpu_jtag_debug_module_wrapper.v     ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_jtag_debug_module_wrapper.v                                   ;
; cpu_jtag_debug_module_tck.v         ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_jtag_debug_module_tck.v                                       ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                         ;
; cpu_jtag_debug_module_sysclk.v      ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu_jtag_debug_module_sysclk.v                                    ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                          ;
; descriptor_memory.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/descriptor_memory.v                                               ;
; db/altsyncram_n691.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_n691.tdf                                            ;
; high_res_timer.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/high_res_timer.v                                                  ;
; jtag_uart.v                         ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/jtag_uart.v                                                       ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                        ;
; a_regfifo.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                     ;
; a_dpfifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                      ;
; a_i2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                      ;
; a_fffifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                      ;
; a_f2fifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                      ;
; db/scfifo_rr21.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/scfifo_rr21.tdf                                                ;
; db/a_dpfifo_2231.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/a_dpfifo_2231.tdf                                              ;
; db/a_fefifo_odf.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/a_fefifo_odf.tdf                                               ;
; db/cntr_7n7.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_7n7.tdf                                                   ;
; db/dpram_hk21.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/dpram_hk21.tdf                                                 ;
; db/altsyncram_o0m1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_o0m1.tdf                                            ;
; db/cntr_rmb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_rmb.tdf                                                   ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                               ;
; lcd.v                               ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/lcd.v                                                             ;
; led_pio.v                           ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/led_pio.v                                                         ;
; sgdma_rx.v                          ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/sgdma_rx.v                                                        ;
; a_fffifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                                                                                                                      ;
; lpm_counter.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                   ;
; lpm_compare.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                   ;
; lpm_ff.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_ff.inc                                                                                                                                                        ;
; a_fefifo.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                                                      ;
; lpm_ff.tdf                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                                                                                        ;
; lpm_constant.inc                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                  ;
; lpm_mux.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                       ;
; muxlut.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                        ;
; bypassff.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                      ;
; altshift.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                      ;
; db/mux_4qc.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/mux_4qc.tdf                                                    ;
; lpm_counter.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                   ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                   ;
; cmpconst.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                      ;
; dffeea.inc                          ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                        ;
; alt_counter_stratix.inc             ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                           ;
; db/cntr_n9f.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_n9f.tdf                                                   ;
; a_fefifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                                                                                                                      ;
; lpm_compare.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                                                                   ;
; comptree.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/comptree.inc                                                                                                                                                      ;
; db/cmpr_tdg.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cmpr_tdg.tdf                                                   ;
; db/scfifo_2c31.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/scfifo_2c31.tdf                                                ;
; db/a_dpfifo_9i31.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/a_dpfifo_9i31.tdf                                              ;
; db/altsyncram_qsd1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_qsd1.tdf                                            ;
; db/cmpr_5r8.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cmpr_5r8.tdf                                                   ;
; db/cntr_vm7.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_vm7.tdf                                                   ;
; db/cntr_jmb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_jmb.tdf                                                   ;
; db/mux_irc.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/mux_irc.tdf                                                    ;
; db/scfifo_ja31.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/scfifo_ja31.tdf                                                ;
; db/a_dpfifo_qg31.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/a_dpfifo_qg31.tdf                                              ;
; db/altsyncram_spd1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_spd1.tdf                                            ;
; sgdma_tx.v                          ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/sgdma_tx.v                                                        ;
; db/scfifo_su31.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/scfifo_su31.tdf                                                ;
; db/a_dpfifo_3541.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/a_dpfifo_3541.tdf                                              ;
; db/altsyncram_utd1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_utd1.tdf                                            ;
; db/cmpr_ar8.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cmpr_ar8.tdf                                                   ;
; db/cntr_nmb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_nmb.tdf                                                   ;
; db/cntr_4n7.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_4n7.tdf                                                   ;
; db/cntr_omb.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_omb.tdf                                                   ;
; sys_clk_timer.v                     ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/sys_clk_timer.v                                                   ;
; sysid.v                             ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/sysid.v                                                           ;
; altera_tse_mac.v                    ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mac.v                    ;
; altera_tse_reset_synchronizer.v     ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_reset_synchronizer.v     ;
; altera_tse_top_gen_host.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_gen_host.v           ;
; altera_tse_timing_adapter32.v       ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_timing_adapter32.v       ;
; altera_tse_timing_adapter_fifo32.v  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v  ;
; altera_tse_mac_control.v            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mac_control.v            ;
; altera_tse_register_map.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_register_map.v           ;
; altera_tse_host_control.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_host_control.v           ;
; altera_tse_top_mdio.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_mdio.v               ;
; altera_tse_mdio_clk_gen.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v           ;
; altera_tse_mdio_cntl.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mdio_cntl.v              ;
; altera_tse_mdio.v                   ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mdio.v                   ;
; altera_tse_top_w_fifo_10_100_1000.v ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v ;
; altera_tse_clk_cntl.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_clk_cntl.v               ;
; altera_tse_mii_rx_if.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mii_rx_if.v              ;
; altera_tse_mii_tx_if.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mii_tx_if.v              ;
; altera_tse_gmii_io.v                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_gmii_io.v                ;
; altera_tse_loopback_ff.v            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_loopback_ff.v            ;
; altera_tse_lb_wrt_cntl.v            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v            ;
; altera_tse_a_fifo_24.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_a_fifo_24.v              ;
; altera_tse_sdpm_altsyncram.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v        ;
; db/altsyncram_c3e1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_c3e1.tdf                                            ;
; altera_tse_gray_cnt.v               ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_gray_cnt.v               ;
; altera_tse_lb_read_cntl.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_lb_read_cntl.v           ;
; altera_tse_top_w_fifo.v             ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_w_fifo.v             ;
; altera_tse_top_1geth.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_1geth.v              ;
; altera_tse_rx_stat_extract.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rx_stat_extract.v        ;
; altera_tse_mac_rx.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mac_rx.v                 ;
; altera_tse_hashing.v                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_hashing.v                ;
; altera_tse_altsyncram_dpm_fifo.v    ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v    ;
; db/altsyncram_t1g1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_t1g1.tdf                                            ;
; altera_tse_crc328checker.v          ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_crc328checker.v          ;
; altera_tse_crc32galois8.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_crc32galois8.v           ;
; altera_tse_altshifttaps.v           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_altshifttaps.v           ;
; altera_tse_tx_stat_extract.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_tx_stat_extract.v        ;
; altera_tse_mac_tx.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_mac_tx.v                 ;
; altera_std_synchronizer_bundle.v    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                                                                  ;
; altera_tse_crc328generator.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_crc328generator.v        ;
; altera_tse_crc32ctl8.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_crc32ctl8.v              ;
; altera_tse_magic_detection.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_magic_detection.v        ;
; altera_tse_rx_min_ff.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rx_min_ff.v              ;
; altera_tse_a_fifo_opt_1246.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v        ;
; db/altsyncram_jdg1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_jdg1.tdf                                            ;
; altera_tse_a_fifo_34.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_a_fifo_34.v              ;
; db/altsyncram_f8g1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_f8g1.tdf                                            ;
; altera_tse_bin_cnt.v                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_bin_cnt.v                ;
; altera_tse_tx_min_ff.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_tx_min_ff.v              ;
; altera_tse_retransmit_cntl.v        ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_retransmit_cntl.v        ;
; altera_tse_lfsr_10.v                ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_lfsr_10.v                ;
; db/altsyncram_18g1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_18g1.tdf                                            ;
; db/altsyncram_tdg1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_tdg1.tdf                                            ;
; altera_tse_a_fifo_13.v              ; yes             ; Encrypted Auto-Found Verilog HDL File  ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_a_fifo_13.v              ;
; db/altsyncram_95g1.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_95g1.tdf                                            ;
; altera_tse_rgmii_module.v           ; yes             ; Auto-Found Verilog HDL File            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_module.v           ;
; altera_tse_rgmii_in4.v              ; yes             ; Auto-Found Wizard-Generated File       ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_in4.v              ;
; altddio_in.tdf                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altddio_in.tdf                                                                                                                                                    ;
; db/ddio_in_o3e.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ddio_in_o3e.tdf                                                ;
; altera_tse_rgmii_in1.v              ; yes             ; Auto-Found Wizard-Generated File       ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_in1.v              ;
; db/ddio_in_l3e.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ddio_in_l3e.tdf                                                ;
; altera_tse_rgmii_out4.v             ; yes             ; Auto-Found Wizard-Generated File       ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_out4.v             ;
; db/ddio_out_oob.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ddio_out_oob.tdf                                               ;
; altera_tse_rgmii_out1.v             ; yes             ; Auto-Found Wizard-Generated File       ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_out1.v             ;
; db/ddio_out_lob.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/ddio_out_lob.tdf                                               ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                       ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                    ;
; altshift_taps.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                                                 ;
; db/shift_taps_jmm.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/shift_taps_jmm.tdf                                             ;
; db/altsyncram_vc81.tdf              ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/altsyncram_vc81.tdf                                            ;
; db/cntr_fpf.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cntr_fpf.tdf                                                   ;
; db/cmpr_hfc.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/cmpr_hfc.tdf                                                   ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                                                                   ;
; addcore.inc                         ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc                                                                                                                                                       ;
; look_add.inc                        ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc                                                                                                                                                      ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                                                           ;
; db/add_sub_hui.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/db/add_sub_hui.tdf                                                ;
+-------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 11,664         ;
;                                             ;                ;
; Total combinational functions               ; 8268           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 4736           ;
;     -- 3 input functions                    ; 1984           ;
;     -- <=2 input functions                  ; 1548           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 7166           ;
;     -- arithmetic mode                      ; 1102           ;
;                                             ;                ;
; Total registers                             ; 6922           ;
;     -- Dedicated logic registers            ; 6910           ;
;     -- I/O registers                        ; 24             ;
;                                             ;                ;
; I/O pins                                    ; 105            ;
; Total memory bits                           ; 272436         ;
; Embedded Multiplier 9-bit elements          ; 4              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; clkin_50~input ;
; Maximum fan-out                             ; 5538           ;
; Total fan-out                               ; 61891          ;
; Average fan-out                             ; 3.89           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bup_3c120_fpga                                                                                                                                      ; 8268 (46)         ; 6910 (21)    ; 272436      ; 4            ; 0       ; 2         ; 105  ; 0            ; |bup_3c120_fpga                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |altddio_out:altddio_out_component|                                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |ddio_out_pkd:auto_generated|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|altddio_out:altddio_out_component|ddio_out_pkd:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;    |bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|                                                                                                    ; 8092 (1)          ; 6813 (0)     ; 272436      ; 4            ; 0       ; 2         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |cpu:the_cpu|                                                                                                                                  ; 2073 (1364)       ; 1368 (969)   ; 152576      ; 4            ; 0       ; 2         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                            ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                              ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_vid1:auto_generated|                                                                                                      ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                              ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                                              ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_74g1:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |mult_add_dfr2:auto_generated|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                      ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |mult_add_ffr2:auto_generated|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                           ; 608 (36)          ; 398 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                        ; 109 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                       ; 5 (5)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                           ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                             ; 100 (100)         ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                  ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                             ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                          ; 12 (12)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                            ; 112 (112)         ; 237 (237)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|                                                                                              ; 216 (52)          ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|                                                                     ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                                                                                                                                                                                                                                    ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single|                                                                     ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                                                                                                                                                                                                                                    ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|                                                                     ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                                                                                                                                                                                                                                    ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|                                                                                              ; 41 (41)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                  ; 74 (74)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                             ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ;              ;
;                      |altsyncram_6472:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                                                                                                                                                                                    ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_cqf1:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_dqf1:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |lpm_add_sub:Add8|                                                                                                                          ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |add_sub_hui:auto_generated|                                                                                                             ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8|add_sub_hui:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                               ; 309 (309)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                 ; 87 (87)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                   ; 36 (36)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |descriptor_memory:the_descriptor_memory|                                                                                                      ; 2 (2)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram_n691:auto_generated|                                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|                                                                                     ; 138 (138)         ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|                                                         ; 449 (449)         ; 157 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |high_res_timer:the_high_res_timer|                                                                                                            ; 118 (118)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                                      ; 179 (51)          ; 130 (13)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                             ; 56 (56)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                 ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |scfifo:rfifo|                                                                                                                           ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |scfifo_rr21:auto_generated|                                                                                                          ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |a_dpfifo_2231:dpfifo|                                                                                                             ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |a_fefifo_odf:fifo_state|                                                                                                       ; 19 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state                                                                                                                                                                                                                                                                                                   ;              ;
;                         |cntr_7n7:count_usedw|                                                                                                       ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state|cntr_7n7:count_usedw                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_rmb:rd_ptr_count|                                                                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:rd_ptr_count                                                                                                                                                                                                                                                                                                     ;              ;
;                      |cntr_rmb:wr_ptr|                                                                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:wr_ptr                                                                                                                                                                                                                                                                                                           ;              ;
;                      |dpram_hk21:FIFOram|                                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_o0m1:altsyncram1|                                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1                                                                                                                                                                                                                                                                            ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                 ; 35 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |scfifo:wfifo|                                                                                                                           ; 35 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |scfifo_rr21:auto_generated|                                                                                                          ; 35 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |a_dpfifo_2231:dpfifo|                                                                                                             ; 35 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |a_fefifo_odf:fifo_state|                                                                                                       ; 17 (8)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state                                                                                                                                                                                                                                                                                                   ;              ;
;                         |cntr_7n7:count_usedw|                                                                                                       ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state|cntr_7n7:count_usedw                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_rmb:rd_ptr_count|                                                                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:rd_ptr_count                                                                                                                                                                                                                                                                                                     ;              ;
;                      |cntr_rmb:wr_ptr|                                                                                                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:wr_ptr                                                                                                                                                                                                                                                                                                           ;              ;
;                      |dpram_hk21:FIFOram|                                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_o0m1:altsyncram1|                                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1                                                                                                                                                                                                                                                                            ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |lcd:the_lcd|                                                                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd:the_lcd                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                                           ; 22 (22)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |led_pio:the_led_pio|                                                                                                                          ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sgdma_rx:the_sgdma_rx|                                                                                                                        ; 544 (5)           ; 811 (3)      ; 138         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |sgdma_rx_chain:the_sgdma_rx_chain|                                                                                                         ; 354 (0)           ; 570 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|                              ; 187 (187)         ; 175 (175)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                        ;              ;
;             |descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|                                        ; 155 (139)         ; 350 (325)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                  ;              ;
;                |descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo| ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo                                                                                                                                                              ;              ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|                                           ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo                                                                       ;              ;
;                      |a_fffifo:subfifo|                                                                                                              ; 16 (3)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ;              ;
;                         |a_fefifo:fifo_state|                                                                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ;              ;
;                         |lpm_counter:rd_ptr|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ;              ;
;                            |cntr_n9f:auto_generated|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated           ;              ;
;                         |lpm_ff:last_data_node[0]|                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ;              ;
;                         |lpm_ff:last_data_node[1]|                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ;              ;
;                         |lpm_ff:output_buffer|                                                                                                       ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ;              ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ;              ;
;                            |mux_4qc:auto_generated|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated ;              ;
;             |descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|                                      ; 12 (12)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|                                                                                           ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |scfifo:sgdma_rx_command_fifo_command_fifo|                                                                                              ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |scfifo_2c31:auto_generated|                                                                                                          ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_9i31:dpfifo|                                                                                                             ; 11 (9)            ; 8 (6)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo                                                                                                                                                                                                                                                                                          ;              ;
;                      |altsyncram_qsd1:FIFOram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_jmb:wr_ptr|                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr                                                                                                                                                                                                                                                                          ;              ;
;                      |cntr_vm7:usedw_counter|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter                                                                                                                                                                                                                                                                   ;              ;
;          |sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|                                                                                     ; 3 (3)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|                                                                                 ; 20 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|                                                                                    ; 20 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |a_fffifo:subfifo|                                                                                                                    ; 20 (3)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_fefifo:fifo_state|                                                                                                              ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                 ;              ;
;                   |lpm_counter:rd_ptr|                                                                                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_n9f:auto_generated|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_ff:last_data_node[0]|                                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:last_data_node[1]|                                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:output_buffer|                                                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                       ;              ;
;                      |mux_irc:auto_generated|                                                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated                                                                                                                                                                                                                                                ;              ;
;          |sgdma_rx_m_write:the_sgdma_rx_m_write|                                                                                                     ; 140 (129)         ; 140 (139)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|                                          ; 11 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                ;              ;
;                |thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|                                       ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM                                                                                                                                                                                                  ;              ;
;          |sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|                                                                                 ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_rx_status_token_fifo_status_token_fifo|                                                                                    ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo_ja31:auto_generated|                                                                                                          ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated                                                                                                                                                                                                                                                                                           ;              ;
;                   |a_dpfifo_qg31:dpfifo|                                                                                                             ; 11 (9)            ; 8 (6)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo                                                                                                                                                                                                                                                                      ;              ;
;                      |altsyncram_spd1:FIFOram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram                                                                                                                                                                                                                                              ;              ;
;                      |cntr_jmb:wr_ptr|                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr                                                                                                                                                                                                                                                      ;              ;
;                      |cntr_vm7:usedw_counter|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter                                                                                                                                                                                                                                               ;              ;
;       |sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|                                                                                             ; 10 (10)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sgdma_tx:the_sgdma_tx|                                                                                                                        ; 730 (6)           ; 924 (3)      ; 2506        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |sgdma_tx_chain:the_sgdma_tx_chain|                                                                                                         ; 346 (0)           ; 613 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|                              ; 181 (181)         ; 172 (172)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                        ;              ;
;             |descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|                                        ; 153 (137)         ; 396 (371)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                                  ;              ;
;                |descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo| ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo                                                                                                                                                              ;              ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|                                           ; 16 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo                                                                       ;              ;
;                      |a_fffifo:subfifo|                                                                                                              ; 16 (3)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ;              ;
;                         |a_fefifo:fifo_state|                                                                                                        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ;              ;
;                         |lpm_counter:rd_ptr|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ;              ;
;                            |cntr_n9f:auto_generated|                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated           ;              ;
;                         |lpm_ff:last_data_node[0]|                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ;              ;
;                         |lpm_ff:last_data_node[1]|                                                                                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ;              ;
;                         |lpm_ff:output_buffer|                                                                                                       ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ;              ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ;              ;
;                            |mux_4qc:auto_generated|                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated ;              ;
;             |descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|                                      ; 12 (12)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|                                                                                           ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |scfifo:sgdma_tx_command_fifo_command_fifo|                                                                                              ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |scfifo_2c31:auto_generated|                                                                                                          ; 11 (0)            ; 8 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_9i31:dpfifo|                                                                                                             ; 11 (9)            ; 8 (6)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo                                                                                                                                                                                                                                                                                          ;              ;
;                      |altsyncram_qsd1:FIFOram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_jmb:wr_ptr|                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr                                                                                                                                                                                                                                                                          ;              ;
;                      |cntr_vm7:usedw_counter|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter                                                                                                                                                                                                                                                                   ;              ;
;          |sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|                                                                                     ; 3 (3)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|                                                                                 ; 20 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|                                                                                    ; 20 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |a_fffifo:subfifo|                                                                                                                    ; 20 (3)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_fefifo:fifo_state|                                                                                                              ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                 ;              ;
;                   |lpm_counter:rd_ptr|                                                                                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_n9f:auto_generated|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_ff:last_data_node[0]|                                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:last_data_node[1]|                                                                                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:output_buffer|                                                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                    ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                       ;              ;
;                      |mux_irc:auto_generated|                                                                                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_m_read:the_sgdma_tx_m_read|                                                                                                       ; 286 (286)         ; 137 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|                                                                                               ; 47 (10)           ; 73 (45)      ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|                                                                      ; 37 (0)            ; 28 (0)       ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|                                                                                    ; 37 (0)            ; 28 (0)       ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                     ;              ;
;                   |scfifo_su31:auto_generated|                                                                                                       ; 37 (0)            ; 28 (0)       ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated                                                                                                                                                                                                                                          ;              ;
;                      |a_dpfifo_3541:dpfifo|                                                                                                          ; 37 (20)           ; 28 (11)      ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo                                                                                                                                                                                                                     ;              ;
;                         |altsyncram_utd1:FIFOram|                                                                                                    ; 0 (0)             ; 0 (0)        ; 2368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram                                                                                                                                                                                             ;              ;
;                         |cntr_4n7:usedw_counter|                                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_4n7:usedw_counter                                                                                                                                                                                              ;              ;
;                         |cntr_nmb:rd_ptr_msb|                                                                                                        ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_nmb:rd_ptr_msb                                                                                                                                                                                                 ;              ;
;                         |cntr_omb:wr_ptr|                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                     ;              ;
;          |sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|                                                                                 ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_tx_status_token_fifo_status_token_fifo|                                                                                    ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo_ja31:auto_generated|                                                                                                          ; 11 (0)            ; 8 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated                                                                                                                                                                                                                                                                                           ;              ;
;                   |a_dpfifo_qg31:dpfifo|                                                                                                             ; 11 (9)            ; 8 (6)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo                                                                                                                                                                                                                                                                      ;              ;
;                      |altsyncram_spd1:FIFOram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram                                                                                                                                                                                                                                              ;              ;
;                      |cntr_jmb:wr_ptr|                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_jmb:wr_ptr                                                                                                                                                                                                                                                      ;              ;
;                      |cntr_vm7:usedw_counter|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|cntr_vm7:usedw_counter                                                                                                                                                                                                                                               ;              ;
;       |sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|                                                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|                                                                                               ; 47 (47)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                              ; 127 (127)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |tse_mac:the_tse_mac|                                                                                                                          ; 3191 (0)          ; 3055 (0)     ; 76256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_tse_mac:altera_tse_mac_inst|                                                                                                        ; 3191 (0)          ; 3055 (0)     ; 76256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_top_gen_host:top_gen_host_inst|                                                                                              ; 3191 (2)          ; 3045 (0)     ; 76256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |altera_tse_mac_control:U_MAC_CONTROL|                                                                                                ; 517 (0)           ; 536 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |altera_tse_host_control:U_CTRL|                                                                                                   ; 36 (36)           ; 27 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                                                                                                     ;              ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                    ;              ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                    ;              ;
;                   |altera_tse_register_map:U_REG|                                                                                                    ; 481 (481)         ; 509 (497)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                                                                                      ;              ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                     ;              ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                     ;              ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                                                     ;              ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                                                     ;              ;
;                |altera_tse_rgmii_module:U_RGMII|                                                                                                     ; 17 (17)           ; 37 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |altera_std_synchronizer:U_SYNC_1|                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                                                        ;              ;
;                   |altera_tse_rgmii_in1:the_rgmii_in1|                                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1                                                                                                                                                                                                                                                                                      ;              ;
;                      |altddio_in:altddio_in_component|                                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component                                                                                                                                                                                                                                                      ;              ;
;                         |ddio_in_l3e:auto_generated|                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |altera_tse_rgmii_in4:the_rgmii_in4|                                                                                               ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4                                                                                                                                                                                                                                                                                      ;              ;
;                      |altddio_in:altddio_in_component|                                                                                               ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component                                                                                                                                                                                                                                                      ;              ;
;                         |ddio_in_o3e:auto_generated|                                                                                                 ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated                                                                                                                                                                                                                           ;              ;
;                   |altera_tse_rgmii_out1:the_rgmii_out1|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1                                                                                                                                                                                                                                                                                    ;              ;
;                      |altddio_out:altddio_out_component|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component                                                                                                                                                                                                                                                  ;              ;
;                         |ddio_out_lob:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated                                                                                                                                                                                                                      ;              ;
;                   |altera_tse_rgmii_out4:the_rgmii_out4|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4                                                                                                                                                                                                                                                                                    ;              ;
;                      |altddio_out:altddio_out_component|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component                                                                                                                                                                                                                                                  ;              ;
;                         |ddio_out_oob:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated                                                                                                                                                                                                                      ;              ;
;                |altera_tse_timing_adapter32:U_TIMING_ADAPTER|                                                                                        ; 234 (1)           ; 378 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER                                                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_tse_timing_adapter_fifo32:timing_adapter_fifo|                                                                             ; 233 (233)         ; 378 (378)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo                                                                                                                                                                                                                                                       ;              ;
;                |altera_tse_top_mdio:U_MDIO|                                                                                                          ; 139 (1)           ; 150 (34)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |altera_tse_mdio:U_MDIO|                                                                                                           ; 81 (81)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                                                                                       ;              ;
;                   |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                                 ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                                                                                             ;              ;
;                   |altera_tse_mdio_cntl:U_CNTL|                                                                                                      ; 42 (42)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                                                                                                  ;              ;
;                |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                         ; 2282 (0)          ; 1944 (0)     ; 76256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                                                             ;              ;
;                   |altera_std_synchronizer:U_SYNC_1|                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_std_synchronizer:U_SYNC_2|                                                                                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_tse_clk_cntl:U_CLKCT|                                                                                                      ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                                                                 ;              ;
;                   |altera_tse_gmii_io:U_GMIF|                                                                                                        ; 10 (10)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                                                                                                   ;              ;
;                   |altera_tse_loopback_ff:U_LBFF|                                                                                                    ; 83 (20)           ; 90 (19)      ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                                                                                                                                                                               ;              ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                              ;              ;
;                      |altera_tse_a_fifo_24:U_LBFF|                                                                                                   ; 53 (33)           ; 58 (28)      ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                                                                                                                                                                                   ;              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                                   ; 10 (10)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                                                                                                                                                                                          ;              ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                                  ; 10 (10)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                                                         ;              ;
;                         |altera_tse_sdpm_altsyncram:U_RAM|                                                                                           ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                                                                                                                  ;              ;
;                            |altsyncram:altsyncram_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                                                                                                                  ;              ;
;                               |altsyncram_c3e1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated                                                                                                                                                   ;              ;
;                      |altera_tse_lb_read_cntl:U_LBR|                                                                                                 ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                                                                                                                                                                                 ;              ;
;                      |altera_tse_lb_wrt_cntl:U_LBW|                                                                                                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                                                                                                                                                                                  ;              ;
;                   |altera_tse_mii_rx_if:U_MRX|                                                                                                       ; 18 (18)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                                                                                                  ;              ;
;                   |altera_tse_mii_tx_if:U_MTX|                                                                                                       ; 10 (10)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                                                                  ;              ;
;                   |altera_tse_top_w_fifo:U_MAC|                                                                                                      ; 2159 (0)          ; 1764 (0)     ; 75936       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                                                                 ;              ;
;                      |altera_tse_magic_detection:U_MAGIC|                                                                                            ; 211 (211)         ; 39 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                                                                                                                                                                              ;              ;
;                         |altera_std_synchronizer:U_SYNC_1|                                                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                             ;              ;
;                      |altera_tse_rx_min_ff:U_RXFF|                                                                                                   ; 295 (119)         ; 332 (69)     ; 37120       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                                                     ;              ;
;                         |altera_std_synchronizer:U_SYNC_1|                                                                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                    ;              ;
;                         |altera_tse_a_fifo_34:RX_STATUS|                                                                                             ; 49 (18)           ; 65 (25)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                                                      ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                    ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                 ;              ;
;                               |altsyncram:altsyncram_component|                                                                                      ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                 ;              ;
;                                  |altsyncram_f8g1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated                                                                                                                  ;              ;
;                            |altera_tse_bin_cnt:U_RD|                                                                                                 ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                                                              ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                               ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                            ;              ;
;                         |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                         ; 126 (80)          ; 195 (45)     ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                                                                  ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                    ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                             ;              ;
;                               |altsyncram:altsyncram_component|                                                                                      ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                             ;              ;
;                                  |altsyncram_jdg1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 35840       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated                                                                                                              ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                ; 23 (23)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                         ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                               ; 23 (23)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                        ;              ;
;                      |altera_tse_top_1geth:U_GETH|                                                                                                   ; 1077 (0)          ; 855 (0)      ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                                                     ;              ;
;                         |altera_tse_mac_rx:U_RX|                                                                                                     ; 430 (354)         ; 462 (362)    ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_10|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10                                                                                                                                                                                            ;              ;
;                            |altera_std_synchronizer:U_SYNC_11|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11                                                                                                                                                                                            ;              ;
;                            |altera_std_synchronizer:U_SYNC_12|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12                                                                                                                                                                                            ;              ;
;                            |altera_std_synchronizer:U_SYNC_13|                                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13                                                                                                                                                                                            ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_2|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_3|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_4|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_6|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_7|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_8|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_9|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9                                                                                                                                                                                             ;              ;
;                            |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                                     ; 11 (0)            ; 20 (16)      ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                                                                                          ;              ;
;                               |altshift_taps:shift_reg_rtl_0|                                                                                        ; 11 (0)            ; 4 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                                                                                                                            ;              ;
;                                  |shift_taps_jmm:auto_generated|                                                                                     ; 11 (0)            ; 4 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated                                                                                                                              ;              ;
;                                     |altsyncram_vc81:altsyncram2|                                                                                    ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|altsyncram_vc81:altsyncram2                                                                                                  ;              ;
;                                     |cntr_fpf:cntr1|                                                                                                 ; 11 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|cntr_fpf:cntr1                                                                                                               ;              ;
;                                        |cmpr_hfc:cmpr4|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|cntr_fpf:cntr1|cmpr_hfc:cmpr4                                                                                                ;              ;
;                            |altera_tse_crc328checker:U_CRC|                                                                                          ; 54 (11)           ; 36 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                                                                                               ;              ;
;                               |altera_tse_crc32galois8:U_GALS|                                                                                       ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                                ;              ;
;                            |altera_tse_hashing:U_HSH|                                                                                                ; 11 (11)           ; 8 (8)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH                                                                                                                                                                                                     ;              ;
;                               |altera_tse_altsyncram_dpm_fifo:U_LUT|                                                                                 ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT                                                                                                                                                                ;              ;
;                                  |altsyncram:altsyncram_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component                                                                                                                                ;              ;
;                                     |altsyncram_t1g1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated                                                                                                 ;              ;
;                         |altera_tse_mac_tx:U_TX|                                                                                                     ; 647 (605)         ; 393 (322)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                                                              ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_2|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_4|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_5|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_6|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer:U_SYNC_7|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7                                                                                                                                                                                             ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                 ; 0 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                      ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                                    ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                                    ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                                    ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                                    ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                                    ;              ;
;                            |altera_tse_crc328generator:U_CRC|                                                                                        ; 42 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                                                             ;              ;
;                               |altera_tse_crc32ctl8:U_CTL|                                                                                           ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                                                                  ;              ;
;                               |altera_tse_crc32galois8:U_GALS|                                                                                       ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                              ;              ;
;                      |altera_tse_tx_min_ff:U_TXFF|                                                                                                   ; 576 (150)         ; 538 (115)    ; 38656       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                                                     ;              ;
;                         |altera_tse_a_fifo_13:TX_STATUS|                                                                                             ; 49 (18)           ; 74 (10)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                                                      ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                 ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                              ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                            ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                            ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                 ;              ;
;                               |altsyncram:altsyncram_component|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                 ;              ;
;                                  |altsyncram_95g1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated                                                                                                                  ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                ; 12 (12)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                                                             ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                               ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                            ;              ;
;                         |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                         ; 142 (87)          ; 238 (47)     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                                                                  ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_std_synchronizer_bundle:U_SYNC_4|                                                                                 ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                          ;              ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                                                                                                                        ;              ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                                                                                                                        ;              ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                    ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                             ;              ;
;                               |altsyncram:altsyncram_component|                                                                                      ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                             ;              ;
;                                  |altsyncram_tdg1:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated                                                                                                              ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                ; 32 (32)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                         ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                               ; 23 (23)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                        ;              ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                                      ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                                                                                               ;              ;
;                            |altsyncram:altsyncram_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                                                                                               ;              ;
;                               |altsyncram_18g1:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated                                                                                                                                                ;              ;
;                         |altera_tse_retransmit_cntl:U_RETR|                                                                                          ; 235 (198)         ; 111 (79)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                                                                                                   ;              ;
;                            |altera_tse_lfsr_10:U_LFSR|                                                                                               ; 37 (37)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                                                                                         ;              ;
;       |tse_mac_control_port_arbitrator:the_tse_mac_control_port|                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                                                                ; 130 (88)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                      ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |tx_clk_pll:tx_clk_inst|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|tx_clk_pll:tx_clk_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |altpll:altpll_component|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|tx_clk_pll:tx_clk_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |tx_clk_pll_altpll:auto_generated|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bup_3c120_fpga|tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 512          ; 22           ; 512          ; 22           ; 11264  ; cpu_ic_tag_ram.mif              ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208    ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48     ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208    ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 37           ; 64           ; 37           ; 2368   ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48     ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 32           ; 10           ; 32           ; 10           ; 320    ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888   ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 40           ; 1024         ; 40           ; 40960  ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|altsyncram_vc81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 12           ; 8            ; 12           ; 8            ; 96     ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 1            ; 64           ; 1            ; 64     ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864  ; None                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                    ; IP Include File                                                                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; sopc                          ; 11.1    ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst                                                                                                                                                                       ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/bup_3c120_fpga_sopc.v                                   ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu                                                                                                                                                           ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/cpu.v                                                   ;
; Altera ; Triple Speed Ethernet         ; 11.1    ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac                                                                                                                                                   ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/tse_mac.v                                               ;
; Altera ; Triple Speed Ethernet         ; N/A     ; Nov 2011     ; Licensed     ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                      ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_top_gen_host.v ;
; Altera ; ALTDDIO_IN                    ; N/A     ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1   ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_in1.v    ;
; Altera ; ALTDDIO_IN                    ; N/A     ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4   ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_in4.v    ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1 ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_out1.v   ;
; Altera ; ALTDDIO_OUT                   ; N/A     ; N/A          ; N/A          ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4 ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/triple_speed_ethernet-library/altera_tse_rgmii_out4.v   ;
; Altera ; ALTPLL                        ; 11.1    ; N/A          ; N/A          ; |bup_3c120_fpga|tx_clk_pll:tx_clk_inst                                                                                                                                                                                             ; D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/tx_clk_pll.v                                            ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+-----------------------------------------------------------------------------------+
; Name                           ; state.STM_TYP_WAIT_COL ; state.STM_TYP_BACK_OFF ; state.STM_TYP_RETRANSMIT_SHORT ; state.STM_TYP_RETRANSMIT ; state.STM_TYP_FLUSH ; state.STM_TYP_WAIT_END ; state.STM_TYP_COPY ; state.STM_TYP_IDLE ; state.STM_TYP_WAIT_COL_1                                                          ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+-----------------------------------------------------------------------------------+
; state.STM_TYP_IDLE             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 0                  ; 0                                                                                 ;
; state.STM_TYP_COPY             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 1                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_WAIT_END         ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 1                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_FLUSH            ; 0                      ; 0                      ; 0                              ; 0                        ; 1                   ; 0                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_RETRANSMIT       ; 0                      ; 0                      ; 0                              ; 1                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_RETRANSMIT_SHORT ; 0                      ; 0                      ; 1                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_BACK_OFF         ; 0                      ; 1                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_WAIT_COL         ; 1                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                                                                                 ;
; state.STM_TYP_WAIT_COL_1       ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 1                                                                                 ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------------------------------+
; Name                    ; state.STM_TYP_WAKE_DONE ; state.STM_TYP_WAKE ; state.STM_TYP_PAT5 ; state.STM_TYP_PAT4 ; state.STM_TYP_PAT3 ; state.STM_TYP_PAT2 ; state.STM_TYP_PAT1 ; state.STM_TYP_PAT0 ; state.STM_TYP_PBL ; state.STM_TYP_WAIT_PBL ; state.STM_TYP_IDLE                         ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------------------------------+
; state.STM_TYP_IDLE      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 0                                          ;
; state.STM_TYP_WAIT_PBL  ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                      ; 1                                          ;
; state.STM_TYP_PBL       ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT0      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT1      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT2      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT3      ; 0                       ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT4      ; 0                       ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_PAT5      ; 0                       ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_WAKE      ; 0                       ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
; state.STM_TYP_WAKE_DONE ; 1                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                                          ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                                                                                                  ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                                                                                                   ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                                                                                                   ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                                                                                                   ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                                                                                                   ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state ;
+-------------------------+---------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_IDLE ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_READ                                                                                                                                                                                           ;
+-------------------------+---------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                   ; 0                       ; 0                                                                                                                                                                                                                 ;
; state.STM_TYPE_FRM_READ ; 1                   ; 0                       ; 1                                                                                                                                                                                                                 ;
; state.STM_TYPE_NEXT_FRM ; 1                   ; 1                       ; 0                                                                                                                                                                                                                 ;
+-------------------------+---------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state ;
+-------------------------+-------------------------+------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; state.STM_TYPE_NEXT_FRM ; state.STM_TYPE_FRM_WRT ; state.STM_TYPE_LOOP_ENA ; state.STM_TYPE_IDLE                                                                                                                                                                 ;
+-------------------------+-------------------------+------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYPE_IDLE     ; 0                       ; 0                      ; 0                       ; 0                                                                                                                                                                                   ;
; state.STM_TYPE_LOOP_ENA ; 0                       ; 0                      ; 1                       ; 1                                                                                                                                                                                   ;
; state.STM_TYPE_FRM_WRT  ; 0                       ; 1                      ; 0                       ; 1                                                                                                                                                                                   ;
; state.STM_TYPE_NEXT_FRM ; 1                       ; 0                      ; 0                       ; 1                                                                                                                                                                                   ;
+-------------------------+-------------------------+------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state ;
+------------------------+------------------------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; state.STM_TYP_NEXT_FRM ; state.STM_TYP_NEG ; state.STM_TYP_POS ; state.STM_TYP_IDLE                                                                                                                                               ;
+------------------------+------------------------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.STM_TYP_IDLE     ; 0                      ; 0                 ; 0                 ; 0                                                                                                                                                                ;
; state.STM_TYP_POS      ; 0                      ; 0                 ; 1                 ; 1                                                                                                                                                                ;
; state.STM_TYP_NEG      ; 0                      ; 1                 ; 0                 ; 1                                                                                                                                                                ;
; state.STM_TYP_NEXT_FRM ; 1                      ; 0                 ; 0                 ; 1                                                                                                                                                                ;
+------------------------+------------------------+-------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state                                                                                                                                                                                                                 ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; Name                           ; state.STM_TYP_HOST_RD_END ; state.STM_TYP_HOST_RD_REG_WAIT ; state.STM_TYP_HOST_RD_REG ; state.STM_TYP_HOST_RD_WAIT2 ; state.STM_TYP_HOST_RD_WAIT1 ; state.STM_TYP_HOST_RD_WAIT ; state.STM_TYP_HOST_RD_WR_ADDR ; state.STM_TYP_HOST_WR_END ; state.STM_TYP_HOST_WR_WAIT ; state.STM_TYP_HOST_WR_WAIT2 ; state.STM_TYP_HOST_WR_WAIT1 ; state.STM_TYP_HOST_WR_WR_DATA ; state.STM_TYP_HOST_WR_WR_ADDR ; state.STM_TYP_IDLE ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; state.STM_TYP_IDLE             ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 0                  ;
; state.STM_TYP_HOST_WR_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 1                             ; 1                  ;
; state.STM_TYP_HOST_WR_WR_DATA  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 1                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 1                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT2    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 1                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 1                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_END      ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 1                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 1                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 1                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 1                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT2    ; 0                         ; 0                              ; 0                         ; 1                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG      ; 0                         ; 0                              ; 1                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG_WAIT ; 0                         ; 1                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_END      ; 1                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+------------------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE          ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+------------------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                            ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                            ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                            ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                            ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                            ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                            ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                            ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                            ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                             ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                       ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                       ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                       ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                             ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                       ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                       ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                       ;
+--------------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_out                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch|data_in_d1                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|din_s1                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|dreg[1]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0]     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|dreg[0]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0]             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[1]                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11|din_s1                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[1]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                    ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1|din_s1                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[0]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[1]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[2]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[3]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_b_rptr[4]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|dreg[0]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[4]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[3]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[2]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[1]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|wr_g_rptr[0]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                        ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_latch_l[0]                                                                           ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[3]                                                                           ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[2]                                                                           ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[1]                                                                           ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_latch_l[0]                                                                           ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|dreg[1]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_h[0]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[3]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[2]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[1]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated|input_cell_l[0]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[3]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[2]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[1]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_l[0]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated|input_cell_h[0]                                                                            ; no                                                               ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|dreg[0]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                 ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[0]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[1]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[2]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[3]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_b_wptr[4]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10|din_s1                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[4]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[3]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[2]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[1]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|rd_g_wptr[0]                                                                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                  ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[1]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|dreg[0]                                                      ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9|din_s1                                                       ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|dreg[1]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|dreg[0]                                                     ; yes                                                              ; yes                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13|din_s1                                                      ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[0]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[0,32]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[1]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[1,33]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[64]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[64,96]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[65]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[65,97]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[66..95,208..223]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[0]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[0,32]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[1]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[1,33]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[2,34]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[3]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[3,35]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[4]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[4,36]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[5]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[5,37]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[6]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[6,38]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[7]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[7,39]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[8]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[8,40]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[9]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[9,41]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[10]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[10,42]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[11]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[11,43]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[12]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[12,44]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[13]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[13,45]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[14]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[14,46]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[15]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[15,47]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[16]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[16,48]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[17]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[17,49]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[18]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[18,50]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[19]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[19,51]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[20]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[20,52]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[21]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[21,53]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[22]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[22,54]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[23]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[23,55]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[24]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[24,56]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[25]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[25,57]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[26]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[26,58]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[27]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[27,59]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[28]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[28,60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[29]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[29,61]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[30]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[30,62]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[31]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[31,63]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[208..223]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[2..5]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|m_readfifo_data[34]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|status_reg[0..7]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|control_reg[31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|status_reg[6]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|control_reg[31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|d1_reasons_to_wait                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0..3]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                                           ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0..16]                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0..14]                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                                   ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                       ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[31]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[30]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[29]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[28]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[27]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[26]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[25]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[24]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[23]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[22]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[21]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[20]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[18]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[17]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[16]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[15]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[14]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[13]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[12]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[1]                                       ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[6] ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[7]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[6]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[5]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[4]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[3]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[2]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[1]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0]                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_i                                                                                                  ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[3]                                                                                              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[2]                                                                                              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[1]                                                                                              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg[0]                                                                                              ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[7]                                                                                             ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[3]                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[6]                                                                                             ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[2]                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[5]                                                                                             ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[1]                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_pos_reg[4]                                                                                             ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|data_reg[0]                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[4]                                                                                                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_waddr_reg[4]                                                          ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[3]                                                                                                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_waddr_reg[3]                                                          ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[2]                                                                                                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_waddr_reg[2]                                                          ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[1]                                                                                                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_waddr_reg[1]                                                          ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr_reg[0]                                                                                                ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_waddr_reg[0]                                                          ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_data_out_reg[0]                                                                                            ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_wdata_reg                                                             ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[0]                                                                                                                                                                                                         ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[1]                                                                                                                                                                   ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|delayed_run                                                                                                       ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|delayed_run                                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|delayed_run                                                                                                       ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|delayed_run                                                                           ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_flash_tristate_bridge_avalon_slave_end_xfer                                                                                                                                                 ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_reasons_to_wait                                                                                                                                       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                                                                                        ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|ena_reg1                                                                                                     ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1                                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|enan_reg1                                                                                                   ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg1                                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|ena_reg2                                                                                                     ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|enan_reg2                                                                                                   ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_i                                                                                                 ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                    ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_logic_op[1]                                                                                                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_compare_op[1]                                                                                                                                                                                                                   ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_logic_op[0]                                                                                                                                                                                                                                                           ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_compare_op[0]                                                                                                                                                                                                                   ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[1]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_dbs_rdv_counter[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_dbs_address[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_dbs_address[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|error                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read|sgdma_tx_descriptor_read_read_but_no_slave_selected                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read|sgdma_rx_descriptor_read_read_but_no_slave_selected                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[0]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_reg_firsttransfer                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_write_sig                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_slavearbiterlockenable                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[4]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18                                                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~8                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~9                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~8                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~9                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0,1] ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_idle                         ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                          ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm                          ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                                                                                                      ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|lb_en_int_d1                                                                                             ; Merged with bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|state.STM_TYPE_FRM_READ              ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE_DONE                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[28..31]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[28..31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[28..31]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[28..31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[28..31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[28..31]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[92..95]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[28..31]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[92..95]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[28..31]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[124..127]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[60..63,92..95,124..127]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error                                        ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]                                ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 744                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[1]                                                                                                                                                                                                       ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[28],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[29],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[30],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[31],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[28],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[29],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[30],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[31],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[28],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[29],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[30],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[31],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[28],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[29],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[30],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[31],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[60],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[61],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[62],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[63],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[92],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[93],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[94],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[95],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[124],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[125],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[126],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[127]                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0]                                ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                               ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17]                                ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]                                   ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]                                 ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]                                   ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|d1_reasons_to_wait                                                                                                                                                                                                       ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_reg_firsttransfer,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_slavearbiterlockenable,                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[4]                                                                                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                             ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer,                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                                                                     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[0]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[32],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[64],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[96]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[1]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[33],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[65],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[97]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[30]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[62],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[94],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[126]                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[31]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[63],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[95],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[127]                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                          ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                             ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[28]                                                                                                                                                                                                   ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[28],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[92]                                                                                                               ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[29]                                                                                                                                                                                                   ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[29],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[93]                                                                                                               ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[30]                                                                                                                                                                                                   ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[30],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[94]                                                                                                               ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[31]                                                                                                                                                                                                   ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[31],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[95]                                                                                                               ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[28]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[60],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[92],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[124]                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[29]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[61],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[93],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[125]                                                                                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[12]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[31]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[30]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[29]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[28]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[27]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[25]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[24]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[23]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[28]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[22]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[21]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[20]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[19]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[18]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[17]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[16]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[14]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[13]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[12]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[1] ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0], ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1   ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[15]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                    ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15]                                        ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                     ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                              ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[31]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[30]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[29]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[26]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[27]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[26]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[25]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[24]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[23]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[22]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[21]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[20]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[19]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[18]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[17]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[16]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[15]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[14]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]                                                                                            ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[13]                                                                                                 ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[0]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[32]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[1]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[33]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[2]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[34]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[3]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[35]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[4]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[36]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[5]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[37]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[6]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[38]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[7]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[39]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[8]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[40]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[10]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[42]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[11]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[43]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[12]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[44]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[13]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[45]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[14]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[46]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[15]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[47]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[16]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[48]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[17]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[49]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[18]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[50]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[19]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[51]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[20]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[52]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[21]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[53]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[27]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[59]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[26]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[58]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[25]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[57]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[9]                                                                                                         ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[41]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[24]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[56]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[23]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[55]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[22]                                                                                                        ; Lost Fanouts              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[54]                                                                                                         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|status_reg[0]                                                                                                                                                                                                           ; Stuck at GND              ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|error                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6910  ;
; Number of registers using Synchronous Clear  ; 241   ;
; Number of registers using Synchronous Load   ; 706   ;
; Number of registers using Asynchronous Clear ; 6061  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4795  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[0]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[1]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[4]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[5]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[6]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[7]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|internal_counter[8]                                                                                                                                                                                                                      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[4]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                        ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[13]                                                                                                                                                                                                                       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[16]                                                                                                                                                                                                                       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[17]                                                                                                                                                                                                                       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|internal_counter[18]                                                                                                                                                                                                                       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]       ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0] ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                     ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                     ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                     ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                     ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                     ; 6       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]      ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]     ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]  ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD|b_int[0]                                   ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT|b_int[0]                                  ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                             ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                               ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                              ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_bwn_to_the_ssram[0]                                                                                                                                                             ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_bwn_to_the_ssram[1]                                                                                                                                                             ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_bwn_to_the_ssram[2]                                                                                                                                                             ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_bwn_to_the_ssram[3]                                                                                                                                                             ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_cen_to_the_ssram                                                                                                                                                                ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_oen_to_the_ssram                                                                                                                                                                ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_wen_to_the_ssram                                                                                                                                                                ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_avalon_slave_arb_addend[0]                                                                                                                                      ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                                                                                                                                 ; 14      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 676     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 838     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                   ; 34      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; 40      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[0]                                                                                                                                                                                                  ; 8       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_avalon_slave_reg_firsttransfer                                                                                                                                  ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                             ; 5       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                                                     ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[0]                                                                                                                                                                                ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|host_busy_int                                                                                                      ; 4       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                   ; 67      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                             ; 11      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                       ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 152     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|empty                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                               ; 9       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                    ; 19      ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                   ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                              ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                 ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                   ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                   ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                          ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[18]                                                                                                                                                                                                                                         ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                         ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                         ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                                                         ; 1       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                             ; 6       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                      ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[7]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[13]                                                                                                                                                                                                                      ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[8]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[6]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[5]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[4]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[4]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_h_register[2]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[1]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_h_register[1]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer|period_l_register[0]                                                                                                                                                                                                                     ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer|period_h_register[0]                                                                                                                                                                                                                       ; 2       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                 ; 3       ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                   ; 180     ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                                                 ; 7       ;
; Total number of inverted registers = 156*                                                                                                                                                                                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Gate-level Retiming                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+
; Register Name                                                                                                                                                                                                                                                                                       ; Clock Name  ; Created/Deleted ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error           ; enet_rx_clk ; Deleted         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]   ; enet_rx_clk ; Deleted         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error~0         ; enet_rx_clk ; Created         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error~1         ; enet_rx_clk ; Created         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error~2         ; enet_rx_clk ; Created         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]~0 ; enet_rx_clk ; Created         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]~1 ; enet_rx_clk ; Created         ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]~2 ; enet_rx_clk ; Created         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                            ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add0~1                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Add12~3                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Add12~4                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|D_ic_fill_starting~1_wirecell                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_rot_left_mask~0                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~0                                                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_mask[1]~0                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[0]~8                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[1]~16                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[2]~24                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[3]~6                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[4]~15                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[5]~23                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[6]~31                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[7]~5                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[8]~14                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[9]~22                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[10]~30                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[11]~4                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[12]~13                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[13]~21                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[14]~29                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[15]~3                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[16]~12                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[17]~20                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[18]~28                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[19]~2                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[20]~11                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[21]~19                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[22]~27                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[23]~1                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[24]~10                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[25]~18                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[26]~26                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[27]~0                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[28]~9                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[29]~17                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[30]~25                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_step1[31]~7                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|Mux0~0                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]~12                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|Add0~1                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|Equal0~4                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg~4                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]~2                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_fill_ap_offset[1]~1                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_fill_ap_offset[2]~2                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[1]~0                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[2]~1                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[3]~2                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[4]~3                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[5]~4                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[8]~5                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|Add2~0                                                                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|Add2~1                                                                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_write_granted_descriptor_memory_s1~0                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|Add2~0                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|Add4~1                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|sgdma_tx_m_read_read_data_valid_ext_flash_s1_shift_register_in~0                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_avalon_tristate_slave_counter_load_value[0]~7                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|Add0~1                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|LessThan1~2                                                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|Add0~1                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_counter_load_value[0]~8                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|Add2~1                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|csr_irq~5                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|Add0~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|Add0~56                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|comb~2                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Add2~1                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|csr_irq~5                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add0~0                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add4~1                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add4~56                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add8~0                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[2]~6                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~31                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|LessThan1~0                                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|ptr_rck_diff[0]~1                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|Add1~0                                                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[0]~0                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt~6                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[0]~2                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[1]~1                                                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt~5                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|cntr_fpf:cntr1|counter_comb_bita0~COUT ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|cntr_fpf:cntr1|counter_reg_bit[0]~0    ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add2~1                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add3~2                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add3~15                                                                                                                                ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add5~1                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add6~1                                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always15~5                                                                                                                             ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always15~8                                                                                                                             ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[0]~38                                                                                                                        ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]_OTERM267                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]_OTERM467                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]_OTERM469                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]_OTERM265                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]_OTERM463                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]_OTERM465                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]_OTERM263                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]_OTERM459                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]_OTERM461                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]_OTERM261                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]_OTERM455                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]_OTERM457                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]_OTERM259                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]_OTERM451                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]_OTERM453                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]_OTERM257                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]_OTERM447                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]_OTERM449                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]_OTERM255                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]_OTERM443                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]_OTERM445                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]_OTERM253                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]_OTERM439                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]_OTERM441                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]                                                                                          ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]_OTERM251                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]_OTERM431                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]_OTERM433                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]_OTERM435                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]_OTERM437                                                                                 ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|rden_reg                                                                                                                   ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|rden_reg_OTERM471                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|rden_reg_OTERM473                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add0~27                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add2~1                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add6~1                                                                                                                      ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Equal0~0                                                                                                                    ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Equal0~1                                                                                                                    ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Equal0~1_RESYN306_BDD307                                                                                                    ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector0~6                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector6~1                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector6~2                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector6~3                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector6~3_RESYN308_BDD309                                                                                                 ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector6~3_RESYN310_BDD311                                                                                                 ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|always14~0                                                                                                                  ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[0]~18                                                                                                              ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[6]_NEW12_RESYN320_BDD321                                                                                           ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[6]_OTERM13                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[6]~9                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[7]_OTERM15                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[8]_OTERM17                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[9]_OTERM19                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[10]_OTERM21                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[11]_OTERM23                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[12]_OTERM25                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[13]_OTERM27                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[14]_OTERM29                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[15]_OTERM31                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[15]~0                                                                                                              ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[15]~0_RESYN304_BDD305                                                                                              ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~19                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~20                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~22                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~25                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~27                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~30                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~32                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~35                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~37                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~39                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~40                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[0]_OTERM45                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[0]_OTERM249                                                                                                        ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[0]~8                                                                                                               ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[1]_OTERM43                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[2]_OTERM41                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[3]_OTERM39                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[4]_OTERM37                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[5]_OTERM35                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[6]_OTERM47                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena~0                                                                                                                   ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena~1                                                                                                                   ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena~2                                                                                                                   ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena~2_RESYN312_BDD313                                                                                                   ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena~2_RESYN314_BDD315                                                                                                   ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|stat_rden_OTERM33                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]_OTERM49                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]~8                                                                                                           ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_late~1                                                                                                                 ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_late~1_RESYN316_BDD317                                                                                                 ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always4~3_Duplicate_5                                                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always5~0_Duplicate_2                                                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]_OTERM9                                                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]_OTERM11                                                                                                                                         ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                 ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]_OTERM1                                                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]_OTERM3                                                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]_OTERM5                                                                                                                                          ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]_OTERM63                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]_OTERM241                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]_OTERM243                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]_OTERM59                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]_OTERM233                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]_OTERM235                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]_OTERM55                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]_OTERM225                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]_OTERM227                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]_OTERM51                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]_OTERM217                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]_OTERM219                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]_OTERM65                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]_OTERM245                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]_OTERM247                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]_OTERM61                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]_OTERM237                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]_OTERM239                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[6]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[6]_OTERM57                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[6]_OTERM229                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[6]_OTERM231                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[7]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[7]_OTERM53                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[7]_OTERM221                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[7]_OTERM223                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]_OTERM97                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]_OTERM169_OTERM273                                                                                                                             ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]_OTERM171                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                               ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]_OTERM93                                                                                                                                       ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]_OTERM161_OTERM277                                                                                                                             ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]_OTERM163                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]_OTERM89                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]_OTERM153_OTERM281                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]_OTERM155                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]_OTERM85                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]_OTERM143_OTERM285                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]_OTERM145                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]_OTERM99                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]_OTERM173_OTERM271                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]_OTERM175                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]_OTERM95                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]_OTERM165_OTERM275                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]_OTERM167                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]_OTERM91                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]_OTERM157_OTERM279                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]_OTERM159                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]_OTERM87                                                                                                                                      ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]_OTERM149_OTERM283                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]_OTERM151                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]_OTERM113                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]_OTERM201_OTERM291                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]_OTERM203                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]_OTERM109                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]_OTERM193_OTERM295                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]_OTERM195                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]_OTERM105                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]_OTERM185_OTERM299                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]_OTERM187                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]_OTERM101                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]_OTERM177_OTERM303                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]_OTERM179                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]_OTERM115                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]_OTERM205_OTERM289                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]_OTERM207                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]_OTERM111                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]_OTERM197_OTERM293                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]_OTERM199                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]_OTERM107                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]_OTERM189_OTERM297                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]_OTERM191                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                              ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]_OTERM103                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]_OTERM181_OTERM301                                                                                                                            ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]_OTERM183                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]_NEW128_RESYN332_BDD333                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]_OTERM129                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]~1                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]_NEW124_RESYN328_BDD329                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]_OTERM125                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]~3                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]_NEW120_RESYN324_BDD325                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]_OTERM121                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]~5                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[27]_OTERM117                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]_NEW130_RESYN334_BDD335                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]_OTERM131                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]~0                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]_NEW126_RESYN330_BDD331                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]_OTERM127                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]~2                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]_NEW122_RESYN326_BDD327                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]_OTERM123                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]~4                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]_NEW118_RESYN322_BDD323                                                                                                                       ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]_OTERM119                                                                                                                                     ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]~6                                                                                                                                            ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]_OTERM137                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM135                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM213_OTERM287                                                                                                                                  ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM215                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM133                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM209_OTERM269                                                                                                                                  ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM211                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM139                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM141                                                                                                                                           ; Retimed Register ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg~0                                                                                                                                                     ; Modified         ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg~0_RESYN318_BDD319                                                                                                                                     ; Created          ; Timing optimization ;
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_rden~5                                                                                                                                                     ; Deleted          ; Timing optimization ;
; epcount~20                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                                       ; Megafunction                                                                                                                                                                                                                                                                                                                 ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[1..14][0..7] ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                     ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_int[6]                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[4]            ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[3]            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[0]                                                                                                                                                                                    ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[4]                                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_latency_counter[1]                                                                                                                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]                                                                             ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_src1_prelim[18]                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_src2_prelim[25]                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|av_ld_data_aligned_or_div[7]                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                    ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[15]                                                 ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]                            ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[10]                                                                                                   ;                            ;
; 3:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[198]                                                                                             ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[154]                                                                                             ;                            ;
; 3:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[84]                                                                                              ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[146]                                                                                             ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[4]                                                                                                                                                                                            ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|D_iw[7]                                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_rot_mask[5]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[2]                            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|posted_desc_counter[1]                                                                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|posted_desc_counter[3]                                                                                    ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|remaining_transactions[13]                                                                                                                                                                              ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[8]                                                                                             ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|hash_code[5] ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_src2_imm[19]                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                            ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |bup_3c120_fpga|epcount[15]                                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                               ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[6]                ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[0]                ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|en                                                                                     ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[14]                                                                                                                                                                                      ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|crc_fwd_tmp                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|ic_tag_wraddress[7]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                     ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|source_stream_endofpacket_hold                                                                                                                                                                  ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|F_pc[14]                                                                                                                                                                                                                                              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_in_queue[3]                                                                                                                                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[2]                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[3]                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[7]                               ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[2]                               ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[0]                                                                                                                                                                              ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[14]               ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_avalon_tristate_slave_wait_counter[1]                                                                                                                                  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ext_flash_s1_wait_counter[1]                                                                                                                                                 ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[21]                                                ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[14]                                                                                         ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[4]                                                                                          ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|csr_readdata[31]                                                                                ;                            ;
; 16:1               ; 53 bits   ; 530 LEs       ; 106 LEs              ; 424 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|csr_readdata[15]                                                                                ;                            ;
; 16:1               ; 9 bits    ; 90 LEs        ; 45 LEs               ; 45 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|csr_readdata[3]                                                                                 ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                                                        ;                            ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[2]                          ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[11]                         ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[5]            ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[2]             ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post[9]                                                                                                                                                                            ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[1]                                                                                                                                                                                ;                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter[14]                                                                                                                                                                               ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                      ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxb[0]                     ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[0]                                            ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[6]                              ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                         ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[2]                                            ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg[3]                                            ;                            ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[6]                                                                                                                                                                                                                                 ;                            ;
; 8:1                ; 24 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_address[8]                                                                                                                                             ;                            ;
; 34:1               ; 5 bits    ; 110 LEs       ; 10 LEs               ; 100 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxc[1]                     ;                            ;
; 34:1               ; 3 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxc[7]                     ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                 ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                 ;                            ;
; 9:1                ; 27 bits   ; 162 LEs       ; 54 LEs               ; 108 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                          ;                            ;
; 257:1              ; 3 bits    ; 513 LEs       ; 21 LEs               ; 492 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[29]                                                                              ;                            ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 50 LEs               ; 1660 LEs               ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[31]                                                                              ;                            ;
; 257:1              ; 2 bits    ; 342 LEs       ; 16 LEs               ; 326 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[18]                                                                              ;                            ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 60 LEs               ; 966 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[12]                                                                              ;                            ;
; 257:1              ; 5 bits    ; 855 LEs       ; 80 LEs               ; 775 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[8]                                                                               ;                            ;
; 257:1              ; 4 bits    ; 684 LEs       ; 72 LEs               ; 612 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[4]                                                                               ;                            ;
; 134:1              ; 4 bits    ; 356 LEs       ; 48 LEs               ; 308 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[6]                                                                                                                                                                                         ;                            ;
; 134:1              ; 2 bits    ; 178 LEs       ; 22 LEs               ; 156 LEs                ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[4]                                                                                                                                                                                         ;                            ;
; 34:1               ; 8 bits    ; 176 LEs       ; 160 LEs              ; 16 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                               ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|ssram_bwn_to_the_ssram[1]                                                                                                                                                    ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                            ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[10]                       ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[29]                                                                                                                                   ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|d1_outgoing_flash_tristate_bridge_data[15]                                                                                                                                   ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                 ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|E_logic_result[10]                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_avalon_slave_arb_share_counter_next_value[1]                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[0]                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter_next_value[1]                                                                                                                                                     ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_writedata[3]                                                                                                                                                                        ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|M_wr_data_unfiltered[9]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|D_dst_regnum[0]                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[15]                                               ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data[25]                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                           ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                               ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_address[7]                                                                                                                                                                          ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                    ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; |bup_3c120_fpga|bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave|flash_tristate_bridge_avalon_slave_arb_share_set_values[0]                                                                                                                   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:altddio_out_component     ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+--------------------------------------------------------------------------------------+
; Source assignments for altddio_out:altddio_out_component|ddio_out_pkd:auto_generated ;
+-----------------------------+-------+------+-----------------------------------------+
; Assignment                  ; Value ; From ; To                                      ;
+-----------------------------+-------+------+-----------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                       ;
+-----------------------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[25]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[24]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[23]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[22]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[21]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[20]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[19]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[18]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[17]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[16]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[15]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[14]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[13]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[12]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[11]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[10]                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[9]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[8]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[7]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[6]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[5]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[4]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[3]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[2]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[1]                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[0]                                                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[31]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[30]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[29]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[28]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[27]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[26]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[25]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[24]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[23]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[22]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[21]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[20]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[19]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[18]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[17]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[16]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[15]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[14]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[13]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[12]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[11]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[10]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[9]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[8]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[7]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[6]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[5]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[4]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[3]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[2]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[1]                                                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[0]                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[3]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[2]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[1]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[0]                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_cen_to_the_ssram                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_oen_to_the_ssram                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_wen_to_the_ssram                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_cen_to_the_ssram~reg0                                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[31]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[30]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[29]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[28]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[27]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[26]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[25]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[24]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[23]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[22]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[21]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[20]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[19]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[18]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[17]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[16]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[15]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[14]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[13]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[12]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[11]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[10]~reg0                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[9]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[8]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[7]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[6]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[5]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[4]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[3]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[2]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[1]~reg0                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_tristate_bridge_data[0]~reg0                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[31]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[30]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[29]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[28]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[27]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[26]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[25]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[24]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[23]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[22]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[21]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[20]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[19]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[18]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[17]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[16]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[15]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[14]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[13]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[12]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[11]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[10]                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[9]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[8]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[7]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[6]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[5]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[4]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[3]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[2]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[1]                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_tristate_bridge_data[0]                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[25]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[24]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[23]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[22]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[21]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[20]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[19]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[18]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[17]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[16]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[15]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[14]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[13]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[12]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[11]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[10]~reg0                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[9]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[8]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[7]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[6]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[5]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[4]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[3]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[2]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[1]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_tristate_bridge_address[0]~reg0                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_oen_to_the_ssram~reg0                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_wen_to_the_ssram~reg0                                                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[3]~reg0                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[2]~reg0                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[1]~reg0                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ssram_bwn_to_the_ssram[0]~reg0                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                            ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_tse_reset_synchronizer_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                 ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                       ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                 ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                       ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_jmm:auto_generated|altsyncram_vc81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bup_3c120_fpga ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; MSB            ; 20    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------+
; Parameter Name         ; Value        ; Type                                   ;
+------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                         ;
; WIDTH                  ; 1            ; Signed Integer                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                ;
; OE_REG                 ; UNUSED       ; Untyped                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                ;
; CBXI_PARAMETER         ; ddio_out_pkd ; Untyped                                ;
+------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_clk_pll:tx_clk_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------+
; Parameter Name                ; Value                        ; Type                         ;
+-------------------------------+------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                         ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=tx_clk_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                      ;
; LOCK_HIGH                     ; 1                            ; Untyped                      ;
; LOCK_LOW                      ; 1                            ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                      ;
; SKIP_VCO                      ; OFF                          ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                      ;
; BANDWIDTH                     ; 0                            ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                      ;
; DOWN_SPREAD                   ; 0                            ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 5                            ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 20                           ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 2                            ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 2                            ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                      ;
; DPA_DIVIDER                   ; 0                            ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; VCO_MIN                       ; 0                            ; Untyped                      ;
; VCO_MAX                       ; 0                            ; Untyped                      ;
; VCO_CENTER                    ; 0                            ; Untyped                      ;
; PFD_MIN                       ; 0                            ; Untyped                      ;
; PFD_MAX                       ; 0                            ; Untyped                      ;
; M_INITIAL                     ; 0                            ; Untyped                      ;
; M                             ; 0                            ; Untyped                      ;
; N                             ; 1                            ; Untyped                      ;
; M2                            ; 1                            ; Untyped                      ;
; N2                            ; 1                            ; Untyped                      ;
; SS                            ; 1                            ; Untyped                      ;
; C0_HIGH                       ; 0                            ; Untyped                      ;
; C1_HIGH                       ; 0                            ; Untyped                      ;
; C2_HIGH                       ; 0                            ; Untyped                      ;
; C3_HIGH                       ; 0                            ; Untyped                      ;
; C4_HIGH                       ; 0                            ; Untyped                      ;
; C5_HIGH                       ; 0                            ; Untyped                      ;
; C6_HIGH                       ; 0                            ; Untyped                      ;
; C7_HIGH                       ; 0                            ; Untyped                      ;
; C8_HIGH                       ; 0                            ; Untyped                      ;
; C9_HIGH                       ; 0                            ; Untyped                      ;
; C0_LOW                        ; 0                            ; Untyped                      ;
; C1_LOW                        ; 0                            ; Untyped                      ;
; C2_LOW                        ; 0                            ; Untyped                      ;
; C3_LOW                        ; 0                            ; Untyped                      ;
; C4_LOW                        ; 0                            ; Untyped                      ;
; C5_LOW                        ; 0                            ; Untyped                      ;
; C6_LOW                        ; 0                            ; Untyped                      ;
; C7_LOW                        ; 0                            ; Untyped                      ;
; C8_LOW                        ; 0                            ; Untyped                      ;
; C9_LOW                        ; 0                            ; Untyped                      ;
; C0_INITIAL                    ; 0                            ; Untyped                      ;
; C1_INITIAL                    ; 0                            ; Untyped                      ;
; C2_INITIAL                    ; 0                            ; Untyped                      ;
; C3_INITIAL                    ; 0                            ; Untyped                      ;
; C4_INITIAL                    ; 0                            ; Untyped                      ;
; C5_INITIAL                    ; 0                            ; Untyped                      ;
; C6_INITIAL                    ; 0                            ; Untyped                      ;
; C7_INITIAL                    ; 0                            ; Untyped                      ;
; C8_INITIAL                    ; 0                            ; Untyped                      ;
; C9_INITIAL                    ; 0                            ; Untyped                      ;
; C0_MODE                       ; BYPASS                       ; Untyped                      ;
; C1_MODE                       ; BYPASS                       ; Untyped                      ;
; C2_MODE                       ; BYPASS                       ; Untyped                      ;
; C3_MODE                       ; BYPASS                       ; Untyped                      ;
; C4_MODE                       ; BYPASS                       ; Untyped                      ;
; C5_MODE                       ; BYPASS                       ; Untyped                      ;
; C6_MODE                       ; BYPASS                       ; Untyped                      ;
; C7_MODE                       ; BYPASS                       ; Untyped                      ;
; C8_MODE                       ; BYPASS                       ; Untyped                      ;
; C9_MODE                       ; BYPASS                       ; Untyped                      ;
; C0_PH                         ; 0                            ; Untyped                      ;
; C1_PH                         ; 0                            ; Untyped                      ;
; C2_PH                         ; 0                            ; Untyped                      ;
; C3_PH                         ; 0                            ; Untyped                      ;
; C4_PH                         ; 0                            ; Untyped                      ;
; C5_PH                         ; 0                            ; Untyped                      ;
; C6_PH                         ; 0                            ; Untyped                      ;
; C7_PH                         ; 0                            ; Untyped                      ;
; C8_PH                         ; 0                            ; Untyped                      ;
; C9_PH                         ; 0                            ; Untyped                      ;
; L0_HIGH                       ; 1                            ; Untyped                      ;
; L1_HIGH                       ; 1                            ; Untyped                      ;
; G0_HIGH                       ; 1                            ; Untyped                      ;
; G1_HIGH                       ; 1                            ; Untyped                      ;
; G2_HIGH                       ; 1                            ; Untyped                      ;
; G3_HIGH                       ; 1                            ; Untyped                      ;
; E0_HIGH                       ; 1                            ; Untyped                      ;
; E1_HIGH                       ; 1                            ; Untyped                      ;
; E2_HIGH                       ; 1                            ; Untyped                      ;
; E3_HIGH                       ; 1                            ; Untyped                      ;
; L0_LOW                        ; 1                            ; Untyped                      ;
; L1_LOW                        ; 1                            ; Untyped                      ;
; G0_LOW                        ; 1                            ; Untyped                      ;
; G1_LOW                        ; 1                            ; Untyped                      ;
; G2_LOW                        ; 1                            ; Untyped                      ;
; G3_LOW                        ; 1                            ; Untyped                      ;
; E0_LOW                        ; 1                            ; Untyped                      ;
; E1_LOW                        ; 1                            ; Untyped                      ;
; E2_LOW                        ; 1                            ; Untyped                      ;
; E3_LOW                        ; 1                            ; Untyped                      ;
; L0_INITIAL                    ; 1                            ; Untyped                      ;
; L1_INITIAL                    ; 1                            ; Untyped                      ;
; G0_INITIAL                    ; 1                            ; Untyped                      ;
; G1_INITIAL                    ; 1                            ; Untyped                      ;
; G2_INITIAL                    ; 1                            ; Untyped                      ;
; G3_INITIAL                    ; 1                            ; Untyped                      ;
; E0_INITIAL                    ; 1                            ; Untyped                      ;
; E1_INITIAL                    ; 1                            ; Untyped                      ;
; E2_INITIAL                    ; 1                            ; Untyped                      ;
; E3_INITIAL                    ; 1                            ; Untyped                      ;
; L0_MODE                       ; BYPASS                       ; Untyped                      ;
; L1_MODE                       ; BYPASS                       ; Untyped                      ;
; G0_MODE                       ; BYPASS                       ; Untyped                      ;
; G1_MODE                       ; BYPASS                       ; Untyped                      ;
; G2_MODE                       ; BYPASS                       ; Untyped                      ;
; G3_MODE                       ; BYPASS                       ; Untyped                      ;
; E0_MODE                       ; BYPASS                       ; Untyped                      ;
; E1_MODE                       ; BYPASS                       ; Untyped                      ;
; E2_MODE                       ; BYPASS                       ; Untyped                      ;
; E3_MODE                       ; BYPASS                       ; Untyped                      ;
; L0_PH                         ; 0                            ; Untyped                      ;
; L1_PH                         ; 0                            ; Untyped                      ;
; G0_PH                         ; 0                            ; Untyped                      ;
; G1_PH                         ; 0                            ; Untyped                      ;
; G2_PH                         ; 0                            ; Untyped                      ;
; G3_PH                         ; 0                            ; Untyped                      ;
; E0_PH                         ; 0                            ; Untyped                      ;
; E1_PH                         ; 0                            ; Untyped                      ;
; E2_PH                         ; 0                            ; Untyped                      ;
; E3_PH                         ; 0                            ; Untyped                      ;
; M_PH                          ; 0                            ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; CLK0_COUNTER                  ; G0                           ; Untyped                      ;
; CLK1_COUNTER                  ; G0                           ; Untyped                      ;
; CLK2_COUNTER                  ; G0                           ; Untyped                      ;
; CLK3_COUNTER                  ; G0                           ; Untyped                      ;
; CLK4_COUNTER                  ; G0                           ; Untyped                      ;
; CLK5_COUNTER                  ; G0                           ; Untyped                      ;
; CLK6_COUNTER                  ; E0                           ; Untyped                      ;
; CLK7_COUNTER                  ; E1                           ; Untyped                      ;
; CLK8_COUNTER                  ; E2                           ; Untyped                      ;
; CLK9_COUNTER                  ; E3                           ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; M_TIME_DELAY                  ; 0                            ; Untyped                      ;
; N_TIME_DELAY                  ; 0                            ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                      ;
; VCO_POST_SCALE                ; 0                            ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                  ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                      ;
; CBXI_PARAMETER                ; tx_clk_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III                  ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE               ;
+-------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vid1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                         ;
+----------------+--------------------+----------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                                                       ;
+----------------+--------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 22                   ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 22                   ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_74g1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                             ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                                           ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_cqf1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                             ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                                           ;
+----------------+------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                            ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_dqf1      ; Untyped                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                         ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                      ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                               ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                      ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                                                      ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                      ;
; WIDTH_C                               ; 22                ; Untyped                                                                                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                                      ;
; COEF0_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_7                               ; 0                 ; Untyped                                                                                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                                      ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                                         ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                                               ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                                                      ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                                                      ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                                                      ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                                                      ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                                                      ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                                                      ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                                                      ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                                                      ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                                                      ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                                                      ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                                                      ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                                                      ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                                                      ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                                                      ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                                                      ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                                                      ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                                                      ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                                               ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                                                      ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                                                      ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                                                      ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                                                      ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                                                      ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                                                      ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                                                      ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                                                      ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                                                      ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                                                      ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                                                      ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                                                      ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                                                      ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                                                      ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                                                      ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                                                      ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                                                      ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                                                      ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                                                      ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                                                      ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                                                      ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                                               ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                                               ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                                                      ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                                               ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                                                      ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                                                      ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                                                      ;
; WIDTH_C                               ; 22                ; Untyped                                                                                                      ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                                                      ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                                                      ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                                                      ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                                                      ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                                                      ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                                                      ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                                                      ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                                                      ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                                                      ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                                                      ;
; COEF0_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF0_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF1_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF2_7                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_0                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_1                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_2                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_3                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_4                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_5                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_6                               ; 0                 ; Untyped                                                                                                      ;
; COEF3_7                               ; 0                 ; Untyped                                                                                                      ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                                                      ;
+---------------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                                ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                                              ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                                      ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                                                   ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory ;
+----------------+--------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                  ;
+----------------+--------------------------+---------------------------------------------------------------------------------------+
; INIT_FILE      ; ../descriptor_memory.hex ; String                                                                                ;
+----------------+--------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_n691      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_rr21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_rr21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                               ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                                     ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                                    ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                             ;
; LOG2_TXFIFO_DEPTH       ; 9                                ; Signed Integer                                                                                     ;
; LOG2_RXFIFO_DEPTH       ; 9                                ; Signed Integer                                                                                     ;
; RESERVED                ; 0                                ; Signed Integer                                                                                     ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                                     ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                                     ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                                     ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; lpm_width               ; 7           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 104         ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_2c31 ; Untyped                                                                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_ja31 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; lpm_width               ; 7           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                         ;
; lpm_width               ; 37          ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_su31 ; Untyped                                                                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 104         ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_2c31 ; Untyped                                                                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 2           ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_ja31 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst ;
+--------------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value            ; Type                                                                                               ;
+--------------------------+------------------+----------------------------------------------------------------------------------------------------+
; ENABLE_ENA               ; 32               ; Signed Integer                                                                                     ;
; ENABLE_GMII_LOOPBACK     ; 1                ; Signed Integer                                                                                     ;
; ENABLE_HD_LOGIC          ; 1                ; Signed Integer                                                                                     ;
; USE_SYNC_RESET           ; 1                ; Signed Integer                                                                                     ;
; ENABLE_SUP_ADDR          ; 1                ; Signed Integer                                                                                     ;
; ENA_HASH                 ; 1                ; Signed Integer                                                                                     ;
; STAT_CNT_ENA             ; 0                ; Signed Integer                                                                                     ;
; ENABLE_EXTENDED_STAT_REG ; 0                ; Signed Integer                                                                                     ;
; EG_FIFO                  ; 1024             ; Signed Integer                                                                                     ;
; EG_ADDR                  ; 10               ; Signed Integer                                                                                     ;
; ING_FIFO                 ; 1024             ; Signed Integer                                                                                     ;
; ING_ADDR                 ; 10               ; Signed Integer                                                                                     ;
; RESET_LEVEL              ; 00000001         ; Unsigned Binary                                                                                    ;
; MDIO_CLK_DIV             ; 40               ; Signed Integer                                                                                     ;
; CORE_VERSION             ; 0000101100000001 ; Unsigned Binary                                                                                    ;
; CUST_VERSION             ; 0                ; Signed Integer                                                                                     ;
; REDUCED_INTERFACE_ENA    ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MDIO              ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MAGIC_DETECT      ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MIN_FIFO          ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MACLITE           ; 0                ; Signed Integer                                                                                     ;
; MACLITE_GIGE             ; 0                ; Signed Integer                                                                                     ;
; CRC32DWIDTH              ; 8                ; Signed Integer                                                                                     ;
; CRC32GENDELAY            ; 6                ; Signed Integer                                                                                     ;
; CRC32CHECK16BIT          ; 00000000         ; Unsigned Binary                                                                                    ;
; CRC32S1L2_EXTERN         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_SHIFT16           ; 1                ; Signed Integer                                                                                     ;
; RAM_TYPE                 ; AUTO             ; String                                                                                             ;
; INSERT_TA                ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MAC_FLOW_CTRL     ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MAC_TXADDR_SET    ; 1                ; Signed Integer                                                                                     ;
; ENABLE_MAC_RX_VLAN       ; 0                ; Signed Integer                                                                                     ;
; ENABLE_MAC_TX_VLAN       ; 0                ; Signed Integer                                                                                     ;
; SYNCHRONIZER_DEPTH       ; 3                ; Signed Integer                                                                                     ;
+--------------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                                         ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_ENA               ; 32                               ; Signed Integer                                                                                                               ;
; ENABLE_GMII_LOOPBACK     ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_HD_LOGIC          ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_SUP_ADDR          ; 1                                ; Signed Integer                                                                                                               ;
; ENA_HASH                 ; 1                                ; Signed Integer                                                                                                               ;
; STAT_CNT_ENA             ; 0                                ; Signed Integer                                                                                                               ;
; ENABLE_EXTENDED_STAT_REG ; 0                                ; Signed Integer                                                                                                               ;
; EG_FIFO                  ; 1024                             ; Signed Integer                                                                                                               ;
; EG_ADDR                  ; 10                               ; Signed Integer                                                                                                               ;
; ING_FIFO                 ; 1024                             ; Signed Integer                                                                                                               ;
; ING_ADDR                 ; 10                               ; Signed Integer                                                                                                               ;
; MDIO_CLK_DIV             ; 40                               ; Signed Integer                                                                                                               ;
; CORE_VERSION             ; 0000101100000001                 ; Unsigned Binary                                                                                                              ;
; CUST_VERSION             ; 0                                ; Signed Integer                                                                                                               ;
; REDUCED_INTERFACE_ENA    ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MDIO              ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MAGIC_DETECT      ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MIN_FIFO          ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_PADDING           ; 1                                ; Unsigned Binary                                                                                                              ;
; ENABLE_LGTH_CHECK        ; 1                                ; Unsigned Binary                                                                                                              ;
; GBIT_ONLY                ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                              ;
; MBIT_ONLY                ; 1                                ; Unsigned Binary                                                                                                              ;
; REDUCED_CONTROL          ; 0                                ; Signed Integer                                                                                                               ;
; CRC32DWIDTH              ; 8                                ; Signed Integer                                                                                                               ;
; CRC32GENDELAY            ; 6                                ; Signed Integer                                                                                                               ;
; CRC32CHECK16BIT          ; 00000000                         ; Unsigned Binary                                                                                                              ;
; CRC32S1L2_EXTERN         ; 0                                ; Signed Integer                                                                                                               ;
; ENABLE_SHIFT16           ; 1                                ; Signed Integer                                                                                                               ;
; RAM_TYPE                 ; AUTO                             ; String                                                                                                                       ;
; INSERT_TA                ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MAC_FLOW_CTRL     ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MAC_TXADDR_SET    ; 1                                ; Signed Integer                                                                                                               ;
; ENABLE_MAC_RX_VLAN       ; 0                                ; Signed Integer                                                                                                               ;
; ENABLE_MAC_TX_VLAN       ; 0                                ; Signed Integer                                                                                                               ;
; SYNCHRONIZER_DEPTH       ; 3                                ; Signed Integer                                                                                                               ;
+--------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; DATA_WIDTH     ; 42    ; Signed Integer                                                                                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                                                                              ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ING_ADDR                 ; 10                               ; Signed Integer                                                                                                                                                    ;
; EG_ADDR                  ; 10                               ; Signed Integer                                                                                                                                                    ;
; ENABLE_GMII_LOOPBACK     ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_HD_LOGIC          ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_SUP_ADDR          ; 1                                ; Signed Integer                                                                                                                                                    ;
; STAT_CNT_ENA             ; 0                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_EXTENDED_STAT_REG ; 0                                ; Signed Integer                                                                                                                                                    ;
; REDUCED_CONTROL          ; 0                                ; Signed Integer                                                                                                                                                    ;
; GBIT_ONLY                ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                   ;
; MBIT_ONLY                ; 1                                ; Unsigned Binary                                                                                                                                                   ;
; CORE_VERSION             ; 0000101100000001                 ; Unsigned Binary                                                                                                                                                   ;
; CUST_VERSION             ; 0                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_MDIO              ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_SHIFT16           ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENA_HASH                 ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_MAC_FLOW_CTRL     ; 1                                ; Signed Integer                                                                                                                                                    ;
; ENABLE_MAC_TXADDR_SET    ; 1                                ; Signed Integer                                                                                                                                                    ;
; SYNCHRONIZER_DEPTH       ; 3                                ; Signed Integer                                                                                                                                                    ;
+--------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG ;
+--------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value            ; Type                                                                                                                                                                                                            ;
+--------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ING_ADDR                 ; 10               ; Signed Integer                                                                                                                                                                                                  ;
; EG_ADDR                  ; 10               ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_GMII_LOOPBACK     ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_HD_LOGIC          ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_SUP_ADDR          ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; STAT_CNT_ENA             ; 0                ; Signed Integer                                                                                                                                                                                                  ;
; CORE_VERSION             ; 0000101100000001 ; Unsigned Binary                                                                                                                                                                                                 ;
; CUST_VERSION             ; 0                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_MDIO              ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_SHIFT16           ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENA_HASH                 ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_MAC_FLOW_CTRL     ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_MAC_TXADDR_SET    ; 1                ; Signed Integer                                                                                                                                                                                                  ;
; ENABLE_EXTENDED_STAT_REG ; 0                ; Signed Integer                                                                                                                                                                                                  ;
; SYNCHRONIZER_DEPTH       ; 3                ; Signed Integer                                                                                                                                                                                                  ;
+--------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; STM_TYPE_IDLE       ; 0000  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_MDIO_READ  ; 0001  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_MDIO_WRITE ; 0010  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_NEXT_CYCLE ; 0011  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_END_READ   ; 0100  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_WAIT_CYCLE ; 0101  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_WAIT_BUSY  ; 0110  ; Unsigned Binary                                                                                                                                                                                                                  ;
; STM_TYPE_STAT_READ  ; 0111  ; Unsigned Binary                                                                                                                                                                                                                  ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MDIO_CLK_DIV   ; 40    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MDIO_CLK_DIV   ; 40    ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                           ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STM_TYP_IDLE             ; 0000  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_WR_ADDR  ; 0001  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_WR_DATA  ; 0010  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_WAIT1    ; 0011  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_WAIT2    ; 0100  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_WAIT     ; 0101  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_WR_END      ; 0110  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_WR_ADDR  ; 0111  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_WAIT     ; 1000  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_WAIT1    ; 1001  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_WAIT2    ; 1010  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_REG      ; 1011  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_REG_WAIT ; 1100  ; Unsigned Binary                                                                                                                                                                                                ;
; STM_TYP_HOST_RD_END      ; 1101  ; Unsigned Binary                                                                                                                                                                                                ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP ;
+-----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                            ; Type                                                                                                                                                                        ;
+-----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EG_ADDR               ; 10                               ; Signed Integer                                                                                                                                                              ;
; EG_FIFO               ; 1024                             ; Signed Integer                                                                                                                                                              ;
; ING_ADDR              ; 10                               ; Signed Integer                                                                                                                                                              ;
; ING_FIFO              ; 1024                             ; Signed Integer                                                                                                                                                              ;
; ENABLE_GMII_LOOPBACK  ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_SUP_ADDR       ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_HD_LOGIC       ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_ENA            ; 32                               ; Signed Integer                                                                                                                                                              ;
; ENA_HASH              ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_MAGIC_DETECT   ; 1                                ; Signed Integer                                                                                                                                                              ;
; CRC32DWIDTH           ; 8                                ; Signed Integer                                                                                                                                                              ;
; CRC32GENDELAY         ; 6                                ; Signed Integer                                                                                                                                                              ;
; CRC32CHECK16BIT       ; 00000000                         ; Unsigned Binary                                                                                                                                                             ;
; CRC32S1L2_EXTERN      ; 0                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_SHIFT16        ; 1                                ; Signed Integer                                                                                                                                                              ;
; RAM_TYPE              ; AUTO                             ; String                                                                                                                                                                      ;
; ENABLE_MIN_FIFO       ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_PADDING        ; 1                                ; Unsigned Binary                                                                                                                                                             ;
; ENABLE_LGTH_CHECK     ; 1                                ; Unsigned Binary                                                                                                                                                             ;
; GBIT_ONLY             ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                             ;
; MBIT_ONLY             ; 1                                ; Unsigned Binary                                                                                                                                                             ;
; ENABLE_MAC_FLOW_CTRL  ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_MAC_TXADDR_SET ; 1                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_MAC_RX_VLAN    ; 0                                ; Signed Integer                                                                                                                                                              ;
; ENABLE_MAC_TX_VLAN    ; 0                                ; Signed Integer                                                                                                                                                              ;
; SYNCHRONIZER_DEPTH    ; 3                                ; Signed Integer                                                                                                                                                              ;
; REDUCED_INTERFACE_ENA ; 1                                ; Signed Integer                                                                                                                                                              ;
+-----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STM_TYP_IDLE     ; 00    ; Unsigned Binary                                                                                                                                                                                                                        ;
; STM_TYP_POS      ; 01    ; Unsigned Binary                                                                                                                                                                                                                        ;
; STM_TYP_NEG      ; 10    ; Unsigned Binary                                                                                                                                                                                                                        ;
; STM_TYP_NEXT_FRM ; 11    ; Unsigned Binary                                                                                                                                                                                                                        ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                                                                                                                                          ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GBIT_ONLY      ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                               ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MBIT_ONLY      ; 1     ; Unsigned Binary                                                                                                                                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STM_TYPE_IDLE     ; 00    ; Unsigned Binary                                                                                                                                                                                                                                                       ;
; STM_TYPE_LOOP_ENA ; 01    ; Unsigned Binary                                                                                                                                                                                                                                                       ;
; STM_TYPE_FRM_WRT  ; 10    ; Unsigned Binary                                                                                                                                                                                                                                                       ;
; STM_TYPE_NEXT_FRM ; 11    ; Unsigned Binary                                                                                                                                                                                                                                                       ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH        ; 10    ; Signed Integer                                                                                                                                                                                                                                                         ;
; ADDR_WIDTH      ; 5     ; Signed Integer                                                                                                                                                                                                                                                         ;
; DEPTH           ; 32    ; Signed Integer                                                                                                                                                                                                                                                         ;
; A_FF_24_HEX_MAX ; 11111 ; Unsigned Binary                                                                                                                                                                                                                                                        ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; DEPTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_c3e1      ; Untyped                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; DEPTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; DEPTH          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STM_TYPE_IDLE     ; 00    ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; STM_TYPE_FRM_READ ; 01    ; Unsigned Binary                                                                                                                                                                                                                                                        ;
; STM_TYPE_NEXT_FRM ; 10    ; Unsigned Binary                                                                                                                                                                                                                                                        ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC ;
+-----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                            ; Type                                                                                                                                                                                                    ;
+-----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EG_ADDR               ; 10                               ; Signed Integer                                                                                                                                                                                          ;
; EG_FIFO               ; 1024                             ; Signed Integer                                                                                                                                                                                          ;
; ING_ADDR              ; 10                               ; Signed Integer                                                                                                                                                                                          ;
; ING_FIFO              ; 1024                             ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_SUP_ADDR       ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_HD_LOGIC       ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_ENA            ; 32                               ; Signed Integer                                                                                                                                                                                          ;
; ENA_HASH              ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_MAGIC_DETECT   ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; CRC32DWIDTH           ; 8                                ; Signed Integer                                                                                                                                                                                          ;
; CRC32GENDELAY         ; 6                                ; Signed Integer                                                                                                                                                                                          ;
; CRC32CHECK16BIT       ; 00000000                         ; Unsigned Binary                                                                                                                                                                                         ;
; CRC32S1L2_EXTERN      ; 0                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_SHIFT16        ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; RAM_TYPE              ; AUTO                             ; String                                                                                                                                                                                                  ;
; ENABLE_MIN_FIFO       ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_PADDING        ; 1                                ; Unsigned Binary                                                                                                                                                                                         ;
; ENABLE_LGTH_CHECK     ; 1                                ; Unsigned Binary                                                                                                                                                                                         ;
; ENABLE_MAC_FLOW_CTRL  ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_MAC_TXADDR_SET ; 1                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_MAC_RX_VLAN    ; 0                                ; Signed Integer                                                                                                                                                                                          ;
; ENABLE_MAC_TX_VLAN    ; 0                                ; Signed Integer                                                                                                                                                                                          ;
; GBIT_ONLY             ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                         ;
; SYNCHRONIZER_DEPTH    ; 3                                ; Signed Integer                                                                                                                                                                                          ;
; REDUCED_INTERFACE_ENA ; 1                                ; Signed Integer                                                                                                                                                                                          ;
+-----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                                                                                                                                                                                        ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_HD_LOGIC       ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_SUP_ADDR       ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_MAGIC_DETECT   ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_PADDING        ; 1        ; Unsigned Binary                                                                                                                                                                                                                                             ;
; ENABLE_LGTH_CHECK     ; 1        ; Unsigned Binary                                                                                                                                                                                                                                             ;
; ENA_HASH              ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; CRC32DWIDTH           ; 8        ; Signed Integer                                                                                                                                                                                                                                              ;
; CRC32GENDELAY         ; 6        ; Signed Integer                                                                                                                                                                                                                                              ;
; CRC32CHECK16BIT       ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                             ;
; CRC32S1L2_EXTERN      ; 0        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_MAC_FLOW_CTRL  ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_MAC_TXADDR_SET ; 1        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_MAC_RX_VLAN    ; 0        ; Signed Integer                                                                                                                                                                                                                                              ;
; ENABLE_MAC_TX_VLAN    ; 0        ; Signed Integer                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_DEPTH    ; 3        ; Signed Integer                                                                                                                                                                                                                                              ;
+-----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_MAC_RX_VLAN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; stm_typ_idle       ; 00    ; Unsigned Binary                                                                                                                                                                                                                                                                                       ;
; stm_typ_sfd        ; 01    ; Unsigned Binary                                                                                                                                                                                                                                                                                       ;
; stm_typ_frm        ; 10    ; Unsigned Binary                                                                                                                                                                                                                                                                                       ;
; stm_typ_end_frm    ; 11    ; Unsigned Binary                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX ;
+----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                                                                                                                                                                                                                                ;
+----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_HD_LOGIC      ; 1        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_SUP_ADDR      ; 1        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENA_HASH             ; 1        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_MAGIC_DETECT  ; 1        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_PADDING       ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                     ;
; ENABLE_LGTH_CHECK    ; 1        ; Unsigned Binary                                                                                                                                                                                                                                                                     ;
; CRC32DWIDTH          ; 8        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; CRC32GENDELAY        ; 6        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; CRC32CHECK16BIT      ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                     ;
; CRC32S1L2_EXTERN     ; 0        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_MAC_FLOW_CTRL ; 1        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; ENABLE_MAC_RX_VLAN   ; 0        ; Signed Integer                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_DEPTH   ; 3        ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_13 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; DEPTH          ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADDR_WIDTH     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_t1g1      ; Untyped                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC ;
+------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                                                                                                                                                                                                                           ;
+------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC32DWIDTH      ; 8                                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CRC32GENDELAY    ; 6                                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; CRC32CHECK16BIT  ; 00000000                         ; Unsigned Binary                                                                                                                                                                                                                                                                                ;
; CRC32S1L2_EXTERN ; 0                                ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; VLD_DELAY        ; 00000000000000000000000000000011 ; Unsigned Binary                                                                                                                                                                                                                                                                                ;
+------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXTERNLEVEL2   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_HD_LOGIC    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; ENABLE_MAC_TX_VLAN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX ;
+-----------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                            ; Type                                                                                                                                                                                                                                                       ;
+-----------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_HD_LOGIC       ; 1                                ; Signed Integer                                                                                                                                                                                                                                             ;
; ENABLE_SUP_ADDR       ; 1                                ; Signed Integer                                                                                                                                                                                                                                             ;
; ENABLE_MAGIC_DETECT   ; 1                                ; Signed Integer                                                                                                                                                                                                                                             ;
; CRC32DWIDTH           ; 8                                ; Signed Integer                                                                                                                                                                                                                                             ;
; CRC32S1L2_EXTERN      ; 0                                ; Signed Integer                                                                                                                                                                                                                                             ;
; ENABLE_MAC_FLOW_CTRL  ; 1                                ; Signed Integer                                                                                                                                                                                                                                             ;
; ENABLE_MAC_TXADDR_SET ; 1                                ; Signed Integer                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_DEPTH    ; 3                                ; Signed Integer                                                                                                                                                                                                                                             ;
; JAM_PAT               ; 01100100100001010011001010100110 ; Unsigned Binary                                                                                                                                                                                                                                            ;
+-----------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_7 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_5 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC32DWIDTH      ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CRC32S1L2_EXTERN ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXTERNLEVEL2   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VLDDELAY       ; 110   ; Unsigned Binary                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ENABLE_SUP_ADDR    ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; STM_TYP_IDLE       ; 0000  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_WAIT_PBL   ; 0001  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PBL        ; 0010  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT0       ; 0011  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT1       ; 0100  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT2       ; 0101  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT3       ; 0110  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT4       ; 0111  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_PAT5       ; 1000  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_WAKE       ; 1001  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
; STM_TYP_WAKE_DONE  ; 1010  ; Unsigned Binary                                                                                                                                                                                                                                                          ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ING_ADDR                     ; 10    ; Signed Integer                                                                                                                                                                                                                                          ;
; ING_FIFO                     ; 1024  ; Signed Integer                                                                                                                                                                                                                                          ;
; ENABLE_ENA                   ; 32    ; Signed Integer                                                                                                                                                                                                                                          ;
; ENABLE_SHIFT16               ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; RAM_TYPE                     ; AUTO  ; String                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_DEPTH           ; 3     ; Signed Integer                                                                                                                                                                                                                                          ;
; NO_FRM_TYPE                  ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; NO_ERR_STAT                  ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
; LOC_STATE_IDLE               ; 0000  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_DATA               ; 0001  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_WAIT               ; 0010  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_SHIFT              ; 0011  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_END_FRM            ; 0100  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_FF_DATA_FLUSH      ; 0101  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_FF_FLUSH_WAIT      ; 0110  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_SHIFT_WAIT         ; 0111  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_RST_DONE           ; 1000  ; Unsigned Binary                                                                                                                                                                                                                                         ;
; LOC_STATE_FF_DATA_FLUSH_WAIT ; 1001  ; Unsigned Binary                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value      ; Type                                                                                                                                                                                                                                                                                            ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH           ; 40         ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DEPTH              ; 1024       ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; ADDR_WIDTH         ; 10         ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; RAM_TYPE           ; AUTO       ; String                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_DEPTH ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; FF_1266_HEX_VAL1   ; 1111111111 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL3   ; 0000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL4   ; 1111111100 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL5   ; 0000000001 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 40    ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 40                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 40                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_jdg1      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                                                                                                                            ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH         ; 23       ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; ADDR_WIDTH       ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DEPTH            ; 256      ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; AE_THRESHOLD     ; 0000000  ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; A_FF_34_HEX_VAL1 ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; A_FF_34_HEX_VAL2 ; 00000001 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 23                   ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 23                   ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_f8g1      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                                                                                                                                                    ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH       ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DEPTH            ; 256      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BIN_CNT_HEX_VAL1 ; 11111111 ; Unsigned Binary                                                                                                                                                                                                                                                                                                         ;
; BIN_CNT_HEX_VAL2 ; 00000001 ; Unsigned Binary                                                                                                                                                                                                                                                                                                         ;
+------------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF ;
+-----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                            ; Type                                                                                                                                                                                                                                ;
+-----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EG_ADDR               ; 10                               ; Signed Integer                                                                                                                                                                                                                      ;
; ENABLE_ENA            ; 32                               ; Signed Integer                                                                                                                                                                                                                      ;
; EG_FIFO               ; 1024                             ; Signed Integer                                                                                                                                                                                                                      ;
; ENABLE_SHIFT16        ; 1                                ; Signed Integer                                                                                                                                                                                                                      ;
; RAM_TYPE              ; AUTO                             ; String                                                                                                                                                                                                                              ;
; ENABLE_HD_LOGIC       ; 1                                ; Signed Integer                                                                                                                                                                                                                      ;
; GBIT_ONLY             ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                                                     ;
; ENABLE_MAC_FLOW_CTRL  ; 1                                ; Signed Integer                                                                                                                                                                                                                      ;
; SYNCHRONIZER_DEPTH    ; 3                                ; Signed Integer                                                                                                                                                                                                                      ;
; REDUCED_INTERFACE_ENA ; 1                                ; Signed Integer                                                                                                                                                                                                                      ;
+-----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR ;
+--------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                                                                                                                                                                               ;
+--------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GBIT_ONLY                ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; ENABLE_MAC_FLOW_CTRL     ; 1                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; ENABLE_ENA               ; 32                               ; Signed Integer                                                                                                                                                                                                                                                     ;
; REDUCED_INTERFACE_ENA    ; 1                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; STM_TYP_IDLE             ; 0000                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_COPY             ; 0001                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_WAIT_END         ; 0010                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_FLUSH            ; 0011                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_RETRANSMIT       ; 0100                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_RETRANSMIT_SHORT ; 0101                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_BACK_OFF         ; 0110                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_WAIT_COL         ; 0111                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; STM_TYP_WAIT_COL_1       ; 1000                             ; Unsigned Binary                                                                                                                                                                                                                                                    ;
; GBIT_PIPELINE            ; 1                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; MAC_FLOW_CTRL_PIPELINE   ; 2                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; RGMII_PIPELINE           ; 4                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; TOTAL_LATE_COL_PIPELINE  ; 4                                ; Signed Integer                                                                                                                                                                                                                                                     ;
; LATE_COL_CALCULATION     ; 77                               ; Signed Integer                                                                                                                                                                                                                                                     ;
+--------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; DEPTH          ; 128   ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_18g1      ; Untyped                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value      ; Type                                                                                                                                                                                                                                                                                            ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH           ; 36         ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DEPTH              ; 1024       ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; ADDR_WIDTH         ; 10         ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; RAM_TYPE           ; AUTO       ; String                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_DEPTH ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; FF_1266_HEX_VAL1   ; 1111111111 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL3   ; 0000000000 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL4   ; 1111111100 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
; FF_1266_HEX_VAL5   ; 0000000001 ; Unsigned Binary                                                                                                                                                                                                                                                                                 ;
+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_tdg1      ; Untyped                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DEPTH          ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS ;
+--------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                                                                                                                                                                                                                                                          ;
+--------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH           ; 2        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; ADDR_WIDTH         ; 8        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; DEPTH              ; 256      ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_DEPTH ; 3        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; A_FF_13_HEX_VAL1   ; 11111111 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; A_FF_13_HEX_VAL2   ; 00000000 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; A_FF_13_HEX_VAL3   ; 00000001 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
+--------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_WIDTH       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; RAM_TYPE       ; AUTO  ; String                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_95g1      ; Untyped                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; DEPTH          ; 256   ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                         ;
; WIDTH                  ; 4           ; Signed Integer                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Stratix II  ; Untyped                                                                                                                                                                                                                                                ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_in_o3e ; Untyped                                                                                                                                                                                                                                                ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Stratix II  ; Untyped                                                                                                                                                                                                                                                ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_in_l3e ; Untyped                                                                                                                                                                                                                                                ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_std_synchronizer:U_SYNC_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; WIDTH                  ; 4            ; Signed Integer                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Stratix II   ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_oob ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Stratix II   ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_lob ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
; TAP_DISTANCE   ; 14             ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_jmm ; Untyped                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8 ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Untyped                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                             ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                             ;
; CBXI_PARAMETER         ; add_sub_hui ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; tx_clk_pll:tx_clk_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 40                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 40                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 23                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 23                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                       ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                           ;
; Entity Instance                       ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                    ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                    ;
;     -- WIDTH_A                        ; 16                                                                                                                          ;
;     -- WIDTH_B                        ; 16                                                                                                                          ;
;     -- WIDTH_RESULT                   ; 32                                                                                                                          ;
; Entity Instance                       ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                         ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                                           ;
;     -- port_signa                     ; PORT_UNUSED                                                                                                                 ;
;     -- port_signb                     ; PORT_UNUSED                                                                                                                 ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                                                    ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                                                    ;
;     -- WIDTH_A                        ; 16                                                                                                                          ;
;     -- WIDTH_B                        ; 16                                                                                                                          ;
;     -- WIDTH_RESULT                   ; 16                                                                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 11                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo                                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 104                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 24                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 37                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo                                                                                                                                                                                                                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 104                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 32                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 24                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance            ; bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                                                                                                          ;
;     -- TAP_DISTANCE        ; 14                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH               ; 8                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid:the_sysid" ;
+-------+-------+----------+---------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                       ;
+-------+-------+----------+---------------------------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                                  ;
+-------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m_readfifo_usedw[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; t_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controlbitsfifo_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                      ;
; controlbitsfifo_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; atlantic_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; control             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; generate_eop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; next_desc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; read_fixed_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; write_fixed_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enough_data ; Input ; Info     ; Stuck at VCC                                                                                        ;
; eop_found   ; Input ; Info     ; Stuck at GND                                                                                        ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; generate_eop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controlbitsfifo_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                      ;
; controlbitsfifo_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; atlantic_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; control             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; generate_eop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; next_desc           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; read_fixed_address  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; write_fixed_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst" ;
+-------------------------+-------+----------+-----------------------------+
; Port                    ; Type  ; Severity ; Details                     ;
+-------------------------+-------+----------+-----------------------------+
; set_1000_to_the_tse_mac ; Input ; Info     ; Explicitly unconnected      ;
; set_10_to_the_tse_mac   ; Input ; Info     ; Explicitly unconnected      ;
+-------------------------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "tx_clk_pll:tx_clk_inst"  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Full Version
    Info: Processing started: Fri Nov 18 11:08:09 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bup_3c120_fpga -c bup_3c120_fpga
Warning (125092): Tcl Script File ddr_o.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddr_o.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tse_mac.v
    Info (12023): Found entity 1: tse_mac
Info (12021): Found 1 design units, including 1 entities, in source file tx_clk_pll.v
    Info (12023): Found entity 1: tx_clk_pll
Warning (12125): Using design file bup_3c120_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bup_3c120_fpga
Info (12127): Elaborating entity "bup_3c120_fpga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bup_3c120_fpga.v(42): object "mdio_in" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at bup_3c120_fpga.v(59): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at bup_3c120_fpga.v(62): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_pkd.tdf
    Info (12023): Found entity 1: ddio_out_pkd
Info (12128): Elaborating entity "ddio_out_pkd" for hierarchy "altddio_out:altddio_out_component|ddio_out_pkd:auto_generated"
Info (12128): Elaborating entity "tx_clk_pll" for hierarchy "tx_clk_pll:tx_clk_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "tx_clk_pll:tx_clk_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "tx_clk_pll:tx_clk_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "tx_clk_pll:tx_clk_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "20"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=tx_clk_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/tx_clk_pll_altpll.v
    Info (12023): Found entity 1: tx_clk_pll_altpll
Info (12128): Elaborating entity "tx_clk_pll_altpll" for hierarchy "tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated"
Warning (12125): Using design file bup_3c120_fpga_sopc.v, which is not specified as a design file for the current project, but contains definitions for 30 design units and 30 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 2: cpu_data_master_arbitrator
    Info (12023): Found entity 3: cpu_instruction_master_arbitrator
    Info (12023): Found entity 4: descriptor_memory_s1_arbitrator
    Info (12023): Found entity 5: flash_tristate_bridge_avalon_slave_arbitrator
    Info (12023): Found entity 6: flash_tristate_bridge_bridge_arbitrator
    Info (12023): Found entity 7: high_res_timer_s1_arbitrator
    Info (12023): Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 9: lcd_control_slave_arbitrator
    Info (12023): Found entity 10: led_pio_s1_arbitrator
    Info (12023): Found entity 11: sgdma_rx_csr_arbitrator
    Info (12023): Found entity 12: sgdma_rx_in_arbitrator
    Info (12023): Found entity 13: sgdma_rx_descriptor_read_arbitrator
    Info (12023): Found entity 14: sgdma_rx_descriptor_write_arbitrator
    Info (12023): Found entity 15: sgdma_rx_m_write_arbitrator
    Info (12023): Found entity 16: sgdma_tx_csr_arbitrator
    Info (12023): Found entity 17: sgdma_tx_descriptor_read_arbitrator
    Info (12023): Found entity 18: sgdma_tx_descriptor_write_arbitrator
    Info (12023): Found entity 19: sgdma_tx_m_read_arbitrator
    Info (12023): Found entity 20: sgdma_tx_out_arbitrator
    Info (12023): Found entity 21: sys_clk_timer_s1_arbitrator
    Info (12023): Found entity 22: sysid_control_slave_arbitrator
    Info (12023): Found entity 23: tse_mac_control_port_arbitrator
    Info (12023): Found entity 24: tse_mac_transmit_arbitrator
    Info (12023): Found entity 25: tse_mac_receive_arbitrator
    Info (12023): Found entity 26: bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module
    Info (12023): Found entity 27: bup_3c120_fpga_sopc
    Info (12023): Found entity 28: ext_flash_lane0_module
    Info (12023): Found entity 29: ext_flash_lane1_module
    Info (12023): Found entity 30: ext_flash
Info (12128): Elaborating entity "bup_3c120_fpga_sopc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst"
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info (12021): Found 26 design units, including 26 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module
    Info (12023): Found entity 2: cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_register_bank_a_module
    Info (12023): Found entity 4: cpu_register_bank_b_module
    Info (12023): Found entity 5: cpu_nios2_oci_debug
    Info (12023): Found entity 6: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 7: cpu_nios2_ocimem
    Info (12023): Found entity 8: cpu_nios2_avalon_reg
    Info (12023): Found entity 9: cpu_nios2_oci_break
    Info (12023): Found entity 10: cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: cpu_nios2_oci_match_single
    Info (12023): Found entity 12: cpu_nios2_oci_match_paired
    Info (12023): Found entity 13: cpu_nios2_oci_dbrk
    Info (12023): Found entity 14: cpu_nios2_oci_itrace
    Info (12023): Found entity 15: cpu_nios2_oci_td_mode
    Info (12023): Found entity 16: cpu_nios2_oci_dtrace
    Info (12023): Found entity 17: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 18: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 19: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 20: cpu_nios2_oci_fifo
    Info (12023): Found entity 21: cpu_nios2_oci_pib
    Info (12023): Found entity 22: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 23: cpu_nios2_oci_im
    Info (12023): Found entity 24: cpu_nios2_performance_monitors
    Info (12023): Found entity 25: cpu_nios2_oci
    Info (12023): Found entity 26: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu"
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vid1.tdf
    Info (12023): Found entity 1: altsyncram_vid1
Info (12128): Elaborating entity "altsyncram_vid1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_vid1:auto_generated"
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_74g1.tdf
    Info (12023): Found entity 1: altsyncram_74g1
Info (12128): Elaborating entity "altsyncram_74g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_74g1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cqf1.tdf
    Info (12023): Found entity 1: altsyncram_cqf1
Info (12128): Elaborating entity "altsyncram_cqf1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cqf1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqf1.tdf
    Info (12023): Found entity 1: altsyncram_dqf1
Info (12128): Elaborating entity "altsyncram_dqf1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dqf1:auto_generated"
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info (12023): Found entity 1: mult_add_dfr2
Info (12128): Elaborating entity "mult_add_dfr2" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info (12023): Found entity 1: ded_mult_br81
Info (12128): Elaborating entity "ded_mult_br81" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info (12023): Found entity 1: mult_add_ffr2
Info (12128): Elaborating entity "mult_add_ffr2" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info (12023): Found entity 1: altsyncram_6472
Info (12128): Elaborating entity "altsyncram_6472" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "descriptor_memory_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1"
Warning (12125): Using design file descriptor_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: descriptor_memory
Info (12128): Elaborating entity "descriptor_memory" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n691.tdf
    Info (12023): Found entity 1: altsyncram_n691
Info (12128): Elaborating entity "altsyncram_n691" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_n691:auto_generated"
Info (12128): Elaborating entity "flash_tristate_bridge_avalon_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|flash_tristate_bridge_avalon_slave_arbitrator:the_flash_tristate_bridge_avalon_slave"
Info (12128): Elaborating entity "high_res_timer_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer_s1_arbitrator:the_high_res_timer_s1"
Warning (12125): Using design file high_res_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: high_res_timer
Info (12128): Elaborating entity "high_res_timer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|high_res_timer:the_high_res_timer"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rr21.tdf
    Info (12023): Found entity 1: scfifo_rr21
Info (12128): Elaborating entity "scfifo_rr21" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2231.tdf
    Info (12023): Found entity 1: a_dpfifo_2231
Info (12128): Elaborating entity "a_dpfifo_2231" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_odf.tdf
    Info (12023): Found entity 1: a_fefifo_odf
Info (12128): Elaborating entity "a_fefifo_odf" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info (12023): Found entity 1: cntr_7n7
Info (12128): Elaborating entity "cntr_7n7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|a_fefifo_odf:fifo_state|cntr_7n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_hk21.tdf
    Info (12023): Found entity 1: dpram_hk21
Info (12128): Elaborating entity "dpram_hk21" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o0m1.tdf
    Info (12023): Found entity 1: altsyncram_o0m1
Info (12128): Elaborating entity "altsyncram_o0m1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|dpram_hk21:FIFOram|altsyncram_o0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info (12023): Found entity 1: cntr_rmb
Info (12128): Elaborating entity "cntr_rmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_rr21:auto_generated|a_dpfifo_2231:dpfifo|cntr_rmb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "9"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "9"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Warning (12125): Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd
Info (12128): Elaborating entity "lcd" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|lcd:the_lcd"
Info (12128): Elaborating entity "led_pio_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio_s1_arbitrator:the_led_pio_s1"
Warning (12125): Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_pio
Info (12128): Elaborating entity "led_pio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|led_pio:the_led_pio"
Info (12128): Elaborating entity "sgdma_rx_csr_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr"
Info (12128): Elaborating entity "sgdma_rx_in_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_in_arbitrator:the_sgdma_rx_in"
Info (12128): Elaborating entity "sgdma_rx_descriptor_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read"
Info (12128): Elaborating entity "sgdma_rx_descriptor_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write"
Info (12128): Elaborating entity "sgdma_rx_m_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write"
Warning (12125): Using design file sgdma_rx.v, which is not specified as a design file for the current project, but contains definitions for 14 design units and 14 entities in project
    Info (12023): Found entity 1: control_status_slave_which_resides_within_sgdma_rx
    Info (12023): Found entity 2: descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo
    Info (12023): Found entity 3: descriptor_read_which_resides_within_sgdma_rx
    Info (12023): Found entity 4: descriptor_write_which_resides_within_sgdma_rx
    Info (12023): Found entity 5: sgdma_rx_chain
    Info (12023): Found entity 6: sgdma_rx_command_grabber
    Info (12023): Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx
    Info (12023): Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx
    Info (12023): Found entity 9: byteenable_gen_which_resides_within_sgdma_rx
    Info (12023): Found entity 10: sgdma_rx_m_write
    Info (12023): Found entity 11: sgdma_rx_command_fifo
    Info (12023): Found entity 12: sgdma_rx_desc_address_fifo
    Info (12023): Found entity 13: sgdma_rx_status_token_fifo
    Info (12023): Found entity 14: sgdma_rx
Info (12128): Elaborating entity "sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx"
Info (12128): Elaborating entity "sgdma_rx_chain" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain"
Info (12128): Elaborating entity "control_status_slave_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4qc.tdf
    Info (12023): Found entity 1: mux_4qc
Info (12128): Elaborating entity "mux_4qc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_4qc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n9f.tdf
    Info (12023): Found entity 1: cntr_n9f
Info (12128): Elaborating entity "cntr_n9f" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_n9f:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tdg.tdf
    Info (12023): Found entity 1: cmpr_tdg
Info (12128): Elaborating entity "cmpr_tdg" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_tdg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo"
Info (12128): Elaborating entity "descriptor_write_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "sgdma_rx_command_grabber" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber"
Info (12128): Elaborating entity "sgdma_rx_m_write" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write"
Info (12128): Elaborating entity "byteenable_gen_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx"
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM"
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM_which_resides_within_sgdma_rx:lower_sixteen_bit_byteenable_FSM"
Info (12128): Elaborating entity "sgdma_rx_command_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "104"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2c31.tdf
    Info (12023): Found entity 1: scfifo_2c31
Info (12128): Elaborating entity "scfifo_2c31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9i31.tdf
    Info (12023): Found entity 1: a_dpfifo_9i31
Info (12128): Elaborating entity "a_dpfifo_9i31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf
    Info (12023): Found entity 1: altsyncram_qsd1
Info (12128): Elaborating entity "altsyncram_qsd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5r8.tdf
    Info (12023): Found entity 1: cmpr_5r8
Info (12128): Elaborating entity "cmpr_5r8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cmpr_5r8:almost_full_comparer"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vm7.tdf
    Info (12023): Found entity 1: cntr_vm7
Info (12128): Elaborating entity "cntr_vm7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_vm7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jmb.tdf
    Info (12023): Found entity 1: cntr_jmb
Info (12128): Elaborating entity "cntr_jmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|cntr_jmb:wr_ptr"
Info (12128): Elaborating entity "sgdma_rx_desc_address_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12128): Elaborating entity "mux_irc" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_irc:auto_generated"
Info (12128): Elaborating entity "sgdma_rx_status_token_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ja31.tdf
    Info (12023): Found entity 1: scfifo_ja31
Info (12128): Elaborating entity "scfifo_ja31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qg31.tdf
    Info (12023): Found entity 1: a_dpfifo_qg31
Info (12128): Elaborating entity "a_dpfifo_qg31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spd1.tdf
    Info (12023): Found entity 1: altsyncram_spd1
Info (12128): Elaborating entity "altsyncram_spd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram"
Info (12128): Elaborating entity "sgdma_tx_csr_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr"
Info (12128): Elaborating entity "sgdma_tx_descriptor_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read"
Info (12128): Elaborating entity "sgdma_tx_descriptor_write_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write"
Info (12128): Elaborating entity "sgdma_tx_m_read_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read"
Info (12128): Elaborating entity "sgdma_tx_out_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx_out_arbitrator:the_sgdma_tx_out"
Warning (12125): Using design file sgdma_tx.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project
    Info (12023): Found entity 1: control_status_slave_which_resides_within_sgdma_tx
    Info (12023): Found entity 2: descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo
    Info (12023): Found entity 3: descriptor_read_which_resides_within_sgdma_tx
    Info (12023): Found entity 4: descriptor_write_which_resides_within_sgdma_tx
    Info (12023): Found entity 5: sgdma_tx_chain
    Info (12023): Found entity 6: sgdma_tx_command_grabber
    Info (12023): Found entity 7: sgdma_tx_m_read
    Info (12023): Found entity 8: sgdma_tx_m_readfifo_m_readfifo
    Info (12023): Found entity 9: sgdma_tx_m_readfifo
    Info (12023): Found entity 10: sgdma_tx_command_fifo
    Info (12023): Found entity 11: sgdma_tx_desc_address_fifo
    Info (12023): Found entity 12: sgdma_tx_status_token_fifo
    Info (12023): Found entity 13: sgdma_tx
Info (12128): Elaborating entity "sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx"
Info (12128): Elaborating entity "sgdma_tx_chain" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain"
Info (12128): Elaborating entity "control_status_slave_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo"
Info (12128): Elaborating entity "descriptor_write_which_resides_within_sgdma_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx"
Info (12128): Elaborating entity "sgdma_tx_command_grabber" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber"
Info (12128): Elaborating entity "sgdma_tx_m_read" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read"
Info (10264): Verilog HDL Case Statement information at sgdma_tx.v(1463): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sgdma_tx_m_readfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo"
Info (12128): Elaborating entity "sgdma_tx_m_readfifo_m_readfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_su31.tdf
    Info (12023): Found entity 1: scfifo_su31
Info (12128): Elaborating entity "scfifo_su31" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3541.tdf
    Info (12023): Found entity 1: a_dpfifo_3541
Info (12128): Elaborating entity "a_dpfifo_3541" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utd1.tdf
    Info (12023): Found entity 1: altsyncram_utd1
Info (12128): Elaborating entity "altsyncram_utd1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|altsyncram_utd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ar8.tdf
    Info (12023): Found entity 1: cmpr_ar8
Info (12128): Elaborating entity "cmpr_ar8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ar8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cmpr_ar8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info (12023): Found entity 1: cntr_nmb
Info (12128): Elaborating entity "cntr_nmb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_nmb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_4n7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_su31:auto_generated|a_dpfifo_3541:dpfifo|cntr_omb:wr_ptr"
Info (12128): Elaborating entity "sgdma_tx_command_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo"
Info (12128): Elaborating entity "sgdma_tx_desc_address_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo"
Info (12128): Elaborating entity "sgdma_tx_status_token_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo"
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (12125): Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sys_clk_timer
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sys_clk_timer:the_sys_clk_timer"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sysid:the_sysid"
Info (12128): Elaborating entity "tse_mac_control_port_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port"
Info (12128): Elaborating entity "tse_mac_transmit_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_transmit_arbitrator:the_tse_mac_transmit"
Info (12128): Elaborating entity "tse_mac_receive_arbitrator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac_receive_arbitrator:the_tse_mac_receive"
Info (12128): Elaborating entity "tse_mac" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_mac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_mac
Info (12128): Elaborating entity "altera_tse_mac" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_reset_synchronizer
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_reset_synchronizer:reset_sync_0"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host
Info (12128): Elaborating entity "altera_tse_top_gen_host" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32
Info (12128): Elaborating entity "altera_tse_timing_adapter32" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32
Info (12128): Elaborating entity "altera_tse_timing_adapter_fifo32" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff
Info (12128): Elaborating entity "altera_tse_loopback_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl
Info (12128): Elaborating entity "altera_tse_lb_wrt_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24
Info (12128): Elaborating entity "altera_tse_a_fifo_24" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram
Info (12128): Elaborating entity "altera_tse_sdpm_altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3e1.tdf
    Info (12023): Found entity 1: altsyncram_c3e1
Info (12128): Elaborating entity "altsyncram_c3e1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_c3e1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl
Info (12128): Elaborating entity "altera_tse_lb_read_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing
Info (12128): Elaborating entity "altera_tse_hashing" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf
    Info (12023): Found entity 1: altsyncram_t1g1
Info (12128): Elaborating entity "altsyncram_t1g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_t1g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3" with the following parameter:
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_b" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf
    Info (12023): Found entity 1: altsyncram_jdg1
Info (12128): Elaborating entity "altsyncram_jdg1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "width" = "10"
    Info (12134): Parameter "depth" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f8g1.tdf
    Info (12023): Found entity 1: altsyncram_f8g1
Info (12128): Elaborating entity "altsyncram_f8g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18g1.tdf
    Info (12023): Found entity 1: altsyncram_18g1
Info (12128): Elaborating entity "altsyncram_18g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf
    Info (12023): Found entity 1: altsyncram_tdg1
Info (12128): Elaborating entity "altsyncram_tdg1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file triple_speed_ethernet-library/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95g1.tdf
    Info (12023): Found entity 1: altsyncram_95g1
Info (12128): Elaborating entity "altsyncram_95g1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
    Info (12134): Parameter "width" = "8"
    Info (12134): Parameter "depth" = "3"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_module
Info (12128): Elaborating entity "altera_tse_rgmii_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_in4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in4
Info (12128): Elaborating entity "altera_tse_rgmii_in4" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4"
Info (12128): Elaborating entity "altddio_in" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_o3e.tdf
    Info (12023): Found entity 1: ddio_in_o3e
Info (12128): Elaborating entity "ddio_in_o3e" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_o3e:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_in1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_in1
Info (12128): Elaborating entity "altera_tse_rgmii_in1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1"
Info (12128): Elaborating entity "altddio_in" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_l3e.tdf
    Info (12023): Found entity 1: ddio_in_l3e
Info (12128): Elaborating entity "ddio_in_l3e" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_l3e:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_out4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out4
Info (12128): Elaborating entity "altera_tse_rgmii_out4" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4"
Info (12128): Elaborating entity "altddio_out" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_oob.tdf
    Info (12023): Found entity 1: ddio_out_oob
Info (12128): Elaborating entity "ddio_out_oob" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_oob:auto_generated"
Warning (12125): Using design file triple_speed_ethernet-library/altera_tse_rgmii_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_tse_rgmii_out1
Info (12128): Elaborating entity "altera_tse_rgmii_out1" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1"
Info (12128): Elaborating entity "altddio_out" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_lob.tdf
    Info (12023): Found entity 1: ddio_out_lob
Info (12128): Elaborating entity "ddio_out_lob" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_lob:auto_generated"
Info (12128): Elaborating entity "bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module" for hierarchy "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|bup_3c120_fpga_sopc_reset_osc_clk_domain_synch_module:bup_3c120_fpga_sopc_reset_osc_clk_domain_synch"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[33]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[35]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[36]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_b[37]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[103]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[80]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[81]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[82]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[83]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[84]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[85]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[86]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[87]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[88]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[89]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[90]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[91]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[92]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[93]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[94]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[95]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[96]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[97]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[99]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[100]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[101]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[102]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[103]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer tx_clk
    Warning (19017): Found clock multiplexer tx_clk~synth
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem" is uninferred due to inappropriate RAM size
Info (13005): Duplicate registers merged to single register
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|q_b[31]"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|Add8"
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_jmm.tdf
    Info (12023): Found entity 1: shift_taps_jmm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf
    Info (12023): Found entity 1: altsyncram_vc81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpf.tdf
    Info (12023): Found entity 1: cntr_fpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12130): Elaborated megafunction instantiation "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf
    Info (12023): Found entity 1: add_sub_hui
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 12 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 71 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13086): Performing gate-level register retiming
Info (13093): Not allowed to move 1472 registers
    Info (13094): Not allowed to move at least 12 registers because they are in a sequence of registers directly fed by input pins
    Info (13095): Not allowed to move at least 94 registers because they feed output pins directly
    Info (13098): Not allowed to move at least 143 registers because they are fed by registers in a different clock domain
    Info (13099): Not allowed to move at least 439 registers because they feed registers in a different clock domain
    Info (13100): Not allowed to move at least 4 registers because they feed clock or asynchronous control signals of other registers
    Info (13101): Not allowed to move at least 559 registers due to user assignments
    Info (13102): Not allowed to move at least 221 registers due to timing assignments
Info (13089): The Quartus II software applied gate-level register retiming to 1 clock domains
    Info (13092): The Quartus II software applied gate-level register retiming to clock "enet_rx_clk": created 6 new registers, removed 2 registers, left 717 registers untouched
Info (17049): 551 registers lost all their fanouts during netlist optimizations. The first 551 are displayed below.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[64]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[64]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[96]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[65]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[65]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[97]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[66]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[67]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[68]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[69]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[70]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[71]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[72]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[73]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[74]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[75]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[76]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[77]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[78]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[79]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[80]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[81]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[82]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[83]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[84]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[85]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[86]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[87]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[88]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[89]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[90]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[91]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[208]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[209]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[210]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[211]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[212]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[213]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[214]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[215]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[216]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[217]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[218]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[219]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[220]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[221]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[222]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[223]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[36]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[37]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[38]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[39]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[40]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[41]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[42]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[43]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[44]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[45]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[46]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[47]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[48]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[49]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[50]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[51]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[52]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[53]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[54]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[55]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[56]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[57]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[58]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[59]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[60]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[61]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[62]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[63]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[208]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[209]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[210]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[211]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[212]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[213]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[214]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[215]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[216]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[217]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[218]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[219]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[220]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[221]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[222]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[223]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_address_fifo_data[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_address_fifo_data[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_read_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_rx_descriptor_write_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_read_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_sgdma_tx_descriptor_write_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|last_cycle_cpu_data_master_granted_slave_descriptor_memory_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_saved_chosen_master_vector[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|dreg[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1|din_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_idle" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|read_command_data_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|write_command_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|read_command_data[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[127]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[126]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[125]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_assembler[124]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[60]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[61]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[62]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[63]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[92]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[93]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[94]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[95]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[124]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[125]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[126]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_assembler[127]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_length_error" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "bup_3c120_fpga_sopc:bup_3c120_fpga_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     clkin_50
    Info (332111):  400.000 enet_gtx_clk_2p5
    Info (332111):   40.000 enet_gtx_clk_25
    Info (332111):    8.000 enet_gtx_clk_125
    Info (332111):    8.000  enet_rx_clk
    Info (332111):  400.000   tx_clk_2p5
    Info (332111):   40.000    tx_clk_25
    Info (332111):    8.000   tx_clk_125
    Info (332111):    8.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  400.000 tx_clk_inst|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:17
Info (144001): Generated suppressed messages file D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/bup_3c120_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "tx_clk_pll:tx_clk_inst|altpll:altpll_component|tx_clk_pll_altpll:auto_generated|pll1"
Info (21057): Implemented 12681 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 41 bidirectional pins
    Info (21061): Implemented 12080 logic cells
    Info (21064): Implemented 480 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 217 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Fri Nov 18 11:10:04 2011
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:01:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_update_portal/bup_3c120_fpga.map.smsg.


