
DC_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001580  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001708  08001708  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001708  08001708  00011708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800170c  0800170c  0001170c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08001710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00000100  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000114  20000114  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008726  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001672  00000000  00000000  0002876a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb8  00000000  00000000  00029de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ad0  00000000  00000000  0002a998  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003c34  00000000  00000000  0002b468  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000383b  00000000  00000000  0002f09c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000328d7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003238  00000000  00000000  00032954  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00035b8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080016f0 	.word	0x080016f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	080016f0 	.word	0x080016f0

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	685b      	ldr	r3, [r3, #4]
 80002a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ae:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	791b      	ldrb	r3, [r3, #4]
 80002b4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002b6:	683b      	ldr	r3, [r7, #0]
 80002b8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002ba:	4313      	orrs	r3, r2
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	4313      	orrs	r3, r2
 80002c0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	68fa      	ldr	r2, [r7, #12]
 80002c6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ce:	68fa      	ldr	r2, [r7, #12]
 80002d0:	4b18      	ldr	r3, [pc, #96]	; (8000334 <ADC_Init+0xa8>)
 80002d2:	4013      	ands	r3, r2
 80002d4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002de:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002e4:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	795b      	ldrb	r3, [r3, #5]
 80002ea:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002ec:	4313      	orrs	r3, r2
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68fa      	ldr	r2, [r7, #12]
 80002f8:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000306:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	7d1b      	ldrb	r3, [r3, #20]
 800030c:	3b01      	subs	r3, #1
 800030e:	b2da      	uxtb	r2, r3
 8000310:	7afb      	ldrb	r3, [r7, #11]
 8000312:	4313      	orrs	r3, r2
 8000314:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000316:	7afb      	ldrb	r3, [r7, #11]
 8000318:	051b      	lsls	r3, r3, #20
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000326:	bf00      	nop
 8000328:	3714      	adds	r7, #20
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	c0fff7fd 	.word	0xc0fff7fd

08000338 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <ADC_CommonInit+0x48>)
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800034a:	68fa      	ldr	r2, [r7, #12]
 800034c:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <ADC_CommonInit+0x4c>)
 800034e:	4013      	ands	r3, r2
 8000350:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800035a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000360:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000366:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000368:	68fa      	ldr	r2, [r7, #12]
 800036a:	4313      	orrs	r3, r2
 800036c:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800036e:	4a04      	ldr	r2, [pc, #16]	; (8000380 <ADC_CommonInit+0x48>)
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	6053      	str	r3, [r2, #4]
}
 8000374:	bf00      	nop
 8000376:	3714      	adds	r7, #20
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr
 8000380:	40012300 	.word	0x40012300
 8000384:	fffc30e0 	.word	0xfffc30e0

08000388 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	460b      	mov	r3, r1
 8000392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000394:	78fb      	ldrb	r3, [r7, #3]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d006      	beq.n	80003a8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	f043 0201 	orr.w	r2, r3, #1
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80003a6:	e005      	b.n	80003b4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	689b      	ldr	r3, [r3, #8]
 80003ac:	f023 0201 	bic.w	r2, r3, #1
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	609a      	str	r2, [r3, #8]
}
 80003b4:	bf00      	nop
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b085      	sub	sp, #20
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	4608      	mov	r0, r1
 80003ca:	4611      	mov	r1, r2
 80003cc:	461a      	mov	r2, r3
 80003ce:	4603      	mov	r3, r0
 80003d0:	70fb      	strb	r3, [r7, #3]
 80003d2:	460b      	mov	r3, r1
 80003d4:	70bb      	strb	r3, [r7, #2]
 80003d6:	4613      	mov	r3, r2
 80003d8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80003da:	2300      	movs	r3, #0
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	2300      	movs	r3, #0
 80003e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80003e2:	78fb      	ldrb	r3, [r7, #3]
 80003e4:	2b09      	cmp	r3, #9
 80003e6:	d923      	bls.n	8000430 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	68db      	ldr	r3, [r3, #12]
 80003ec:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80003ee:	78fb      	ldrb	r3, [r7, #3]
 80003f0:	f1a3 020a 	sub.w	r2, r3, #10
 80003f4:	4613      	mov	r3, r2
 80003f6:	005b      	lsls	r3, r3, #1
 80003f8:	4413      	add	r3, r2
 80003fa:	2207      	movs	r2, #7
 80003fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000400:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	43db      	mvns	r3, r3
 8000406:	68fa      	ldr	r2, [r7, #12]
 8000408:	4013      	ands	r3, r2
 800040a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800040c:	7879      	ldrb	r1, [r7, #1]
 800040e:	78fb      	ldrb	r3, [r7, #3]
 8000410:	f1a3 020a 	sub.w	r2, r3, #10
 8000414:	4613      	mov	r3, r2
 8000416:	005b      	lsls	r3, r3, #1
 8000418:	4413      	add	r3, r2
 800041a:	fa01 f303 	lsl.w	r3, r1, r3
 800041e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000420:	68fa      	ldr	r2, [r7, #12]
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	4313      	orrs	r3, r2
 8000426:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	68fa      	ldr	r2, [r7, #12]
 800042c:	60da      	str	r2, [r3, #12]
 800042e:	e01e      	b.n	800046e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	691b      	ldr	r3, [r3, #16]
 8000434:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000436:	78fa      	ldrb	r2, [r7, #3]
 8000438:	4613      	mov	r3, r2
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	4413      	add	r3, r2
 800043e:	2207      	movs	r2, #7
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
 8000444:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	43db      	mvns	r3, r3
 800044a:	68fa      	ldr	r2, [r7, #12]
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000450:	7879      	ldrb	r1, [r7, #1]
 8000452:	78fa      	ldrb	r2, [r7, #3]
 8000454:	4613      	mov	r3, r2
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	4413      	add	r3, r2
 800045a:	fa01 f303 	lsl.w	r3, r1, r3
 800045e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000460:	68fa      	ldr	r2, [r7, #12]
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	4313      	orrs	r3, r2
 8000466:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	68fa      	ldr	r2, [r7, #12]
 800046c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800046e:	78bb      	ldrb	r3, [r7, #2]
 8000470:	2b06      	cmp	r3, #6
 8000472:	d821      	bhi.n	80004b8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000478:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800047a:	78bb      	ldrb	r3, [r7, #2]
 800047c:	1e5a      	subs	r2, r3, #1
 800047e:	4613      	mov	r3, r2
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	4413      	add	r3, r2
 8000484:	221f      	movs	r2, #31
 8000486:	fa02 f303 	lsl.w	r3, r2, r3
 800048a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	43db      	mvns	r3, r3
 8000490:	68fa      	ldr	r2, [r7, #12]
 8000492:	4013      	ands	r3, r2
 8000494:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000496:	78f9      	ldrb	r1, [r7, #3]
 8000498:	78bb      	ldrb	r3, [r7, #2]
 800049a:	1e5a      	subs	r2, r3, #1
 800049c:	4613      	mov	r3, r2
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	4413      	add	r3, r2
 80004a2:	fa01 f303 	lsl.w	r3, r1, r3
 80004a6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	4313      	orrs	r3, r2
 80004ae:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	68fa      	ldr	r2, [r7, #12]
 80004b4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80004b6:	e047      	b.n	8000548 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80004b8:	78bb      	ldrb	r3, [r7, #2]
 80004ba:	2b0c      	cmp	r3, #12
 80004bc:	d821      	bhi.n	8000502 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80004c4:	78bb      	ldrb	r3, [r7, #2]
 80004c6:	1fda      	subs	r2, r3, #7
 80004c8:	4613      	mov	r3, r2
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	4413      	add	r3, r2
 80004ce:	221f      	movs	r2, #31
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 80004d6:	68bb      	ldr	r3, [r7, #8]
 80004d8:	43db      	mvns	r3, r3
 80004da:	68fa      	ldr	r2, [r7, #12]
 80004dc:	4013      	ands	r3, r2
 80004de:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80004e0:	78f9      	ldrb	r1, [r7, #3]
 80004e2:	78bb      	ldrb	r3, [r7, #2]
 80004e4:	1fda      	subs	r2, r3, #7
 80004e6:	4613      	mov	r3, r2
 80004e8:	009b      	lsls	r3, r3, #2
 80004ea:	4413      	add	r3, r2
 80004ec:	fa01 f303 	lsl.w	r3, r1, r3
 80004f0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	4313      	orrs	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000500:	e022      	b.n	8000548 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000506:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000508:	78bb      	ldrb	r3, [r7, #2]
 800050a:	f1a3 020d 	sub.w	r2, r3, #13
 800050e:	4613      	mov	r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	4413      	add	r3, r2
 8000514:	221f      	movs	r2, #31
 8000516:	fa02 f303 	lsl.w	r3, r2, r3
 800051a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	43db      	mvns	r3, r3
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	4013      	ands	r3, r2
 8000524:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000526:	78f9      	ldrb	r1, [r7, #3]
 8000528:	78bb      	ldrb	r3, [r7, #2]
 800052a:	f1a3 020d 	sub.w	r2, r3, #13
 800052e:	4613      	mov	r3, r2
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	4413      	add	r3, r2
 8000534:	fa01 f303 	lsl.w	r3, r1, r3
 8000538:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	4313      	orrs	r3, r2
 8000540:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	68fa      	ldr	r2, [r7, #12]
 8000546:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr

08000554 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	609a      	str	r2, [r3, #8]
}
 8000568:	bf00      	nop
 800056a:	370c      	adds	r7, #12
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr

08000574 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000580:	b29b      	uxth	r3, r3
}
 8000582:	4618      	mov	r0, r3
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800058e:	b480      	push	{r7}
 8000590:	b085      	sub	sp, #20
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 800059a:	2300      	movs	r3, #0
 800059c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	78fb      	ldrb	r3, [r7, #3]
 80005a4:	4013      	ands	r3, r2
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d002      	beq.n	80005b0 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80005aa:	2301      	movs	r3, #1
 80005ac:	73fb      	strb	r3, [r7, #15]
 80005ae:	e001      	b.n	80005b4 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80005b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
	...

080005c4 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <DAC_SetChannel1Data+0x34>)
 80005d6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4413      	add	r3, r2
 80005de:	3308      	adds	r3, #8
 80005e0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	461a      	mov	r2, r3
 80005e6:	887b      	ldrh	r3, [r7, #2]
 80005e8:	6013      	str	r3, [r2, #0]
}
 80005ea:	bf00      	nop
 80005ec:	3714      	adds	r7, #20
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	40007400 	.word	0x40007400

080005fc <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000610:	68fa      	ldr	r2, [r7, #12]
 8000612:	4b25      	ldr	r3, [pc, #148]	; (80006a8 <DMA_Init+0xac>)
 8000614:	4013      	ands	r3, r2
 8000616:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000626:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000632:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	6a1b      	ldr	r3, [r3, #32]
 8000638:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800063e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000644:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800064a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000650:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4313      	orrs	r3, r2
 8000656:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	68fa      	ldr	r2, [r7, #12]
 800065c:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	f023 0307 	bic.w	r3, r3, #7
 800066a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000674:	4313      	orrs	r3, r2
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	4313      	orrs	r3, r2
 800067a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	691a      	ldr	r2, [r3, #16]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	685a      	ldr	r2, [r3, #4]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	689a      	ldr	r2, [r3, #8]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	60da      	str	r2, [r3, #12]
}
 800069a:	bf00      	nop
 800069c:	3714      	adds	r7, #20
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	f01c803f 	.word	0xf01c803f

080006ac <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006b8:	78fb      	ldrb	r3, [r7, #3]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d006      	beq.n	80006cc <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f043 0201 	orr.w	r2, r3, #1
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80006ca:	e005      	b.n	80006d8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f023 0201 	bic.w	r2, r3, #1
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	601a      	str	r2, [r3, #0]
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80006ec:	2300      	movs	r3, #0
 80006ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d002      	beq.n	8000702 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80006fc:	2301      	movs	r3, #1
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	e001      	b.n	8000706 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000702:	2300      	movs	r3, #0
 8000704:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
}
 8000708:	4618      	mov	r0, r3
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr

08000714 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000714:	b480      	push	{r7}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800071e:	2300      	movs	r3, #0
 8000720:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4a15      	ldr	r2, [pc, #84]	; (8000780 <DMA_GetFlagStatus+0x6c>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d802      	bhi.n	8000734 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800072e:	4b15      	ldr	r3, [pc, #84]	; (8000784 <DMA_GetFlagStatus+0x70>)
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	e001      	b.n	8000738 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <DMA_GetFlagStatus+0x74>)
 8000736:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800073e:	2b00      	cmp	r3, #0
 8000740:	d003      	beq.n	800074a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000742:	693b      	ldr	r3, [r7, #16]
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	e002      	b.n	8000750 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800074a:	693b      	ldr	r3, [r7, #16]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000756:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800075a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	4013      	ands	r3, r2
 8000762:	2b00      	cmp	r3, #0
 8000764:	d002      	beq.n	800076c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000766:	2301      	movs	r3, #1
 8000768:	75fb      	strb	r3, [r7, #23]
 800076a:	e001      	b.n	8000770 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800076c:	2300      	movs	r3, #0
 800076e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000770:	7dfb      	ldrb	r3, [r7, #23]
}
 8000772:	4618      	mov	r0, r3
 8000774:	371c      	adds	r7, #28
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	4002640f 	.word	0x4002640f
 8000784:	40026000 	.word	0x40026000
 8000788:	40026400 	.word	0x40026400

0800078c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	4a10      	ldr	r2, [pc, #64]	; (80007dc <DMA_ClearFlag+0x50>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d802      	bhi.n	80007a4 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800079e:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <DMA_ClearFlag+0x54>)
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	e001      	b.n	80007a8 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80007a4:	4b0f      	ldr	r3, [pc, #60]	; (80007e4 <DMA_ClearFlag+0x58>)
 80007a6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d007      	beq.n	80007c2 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007b8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80007c0:	e006      	b.n	80007d0 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007c8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007cc:	68fa      	ldr	r2, [r7, #12]
 80007ce:	6093      	str	r3, [r2, #8]
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	4002640f 	.word	0x4002640f
 80007e0:	40026000 	.word	0x40026000
 80007e4:	40026400 	.word	0x40026400

080007e8 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80007f4:	4b34      	ldr	r3, [pc, #208]	; (80008c8 <EXTI_Init+0xe0>)
 80007f6:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	799b      	ldrb	r3, [r3, #6]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d04f      	beq.n	80008a0 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000800:	4931      	ldr	r1, [pc, #196]	; (80008c8 <EXTI_Init+0xe0>)
 8000802:	4b31      	ldr	r3, [pc, #196]	; (80008c8 <EXTI_Init+0xe0>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	43db      	mvns	r3, r3
 800080c:	4013      	ands	r3, r2
 800080e:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000810:	492d      	ldr	r1, [pc, #180]	; (80008c8 <EXTI_Init+0xe0>)
 8000812:	4b2d      	ldr	r3, [pc, #180]	; (80008c8 <EXTI_Init+0xe0>)
 8000814:	685a      	ldr	r2, [r3, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	43db      	mvns	r3, r3
 800081c:	4013      	ands	r3, r2
 800081e:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	461a      	mov	r2, r3
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	4413      	add	r3, r2
 800082a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68fa      	ldr	r2, [r7, #12]
 8000830:	6811      	ldr	r1, [r2, #0]
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	6812      	ldr	r2, [r2, #0]
 8000836:	430a      	orrs	r2, r1
 8000838:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800083a:	4923      	ldr	r1, [pc, #140]	; (80008c8 <EXTI_Init+0xe0>)
 800083c:	4b22      	ldr	r3, [pc, #136]	; (80008c8 <EXTI_Init+0xe0>)
 800083e:	689a      	ldr	r2, [r3, #8]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	43db      	mvns	r3, r3
 8000846:	4013      	ands	r3, r2
 8000848:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800084a:	491f      	ldr	r1, [pc, #124]	; (80008c8 <EXTI_Init+0xe0>)
 800084c:	4b1e      	ldr	r3, [pc, #120]	; (80008c8 <EXTI_Init+0xe0>)
 800084e:	68da      	ldr	r2, [r3, #12]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	43db      	mvns	r3, r3
 8000856:	4013      	ands	r3, r2
 8000858:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	795b      	ldrb	r3, [r3, #5]
 800085e:	2b10      	cmp	r3, #16
 8000860:	d10e      	bne.n	8000880 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000862:	4919      	ldr	r1, [pc, #100]	; (80008c8 <EXTI_Init+0xe0>)
 8000864:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <EXTI_Init+0xe0>)
 8000866:	689a      	ldr	r2, [r3, #8]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4313      	orrs	r3, r2
 800086e:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000870:	4915      	ldr	r1, [pc, #84]	; (80008c8 <EXTI_Init+0xe0>)
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <EXTI_Init+0xe0>)
 8000874:	68da      	ldr	r2, [r3, #12]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4313      	orrs	r3, r2
 800087c:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800087e:	e01d      	b.n	80008bc <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <EXTI_Init+0xe0>)
 8000882:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	795b      	ldrb	r3, [r3, #5]
 8000888:	461a      	mov	r2, r3
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	4413      	add	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	6811      	ldr	r1, [r2, #0]
 8000896:	687a      	ldr	r2, [r7, #4]
 8000898:	6812      	ldr	r2, [r2, #0]
 800089a:	430a      	orrs	r2, r1
 800089c:	601a      	str	r2, [r3, #0]
}
 800089e:	e00d      	b.n	80008bc <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	791b      	ldrb	r3, [r3, #4]
 80008a4:	461a      	mov	r2, r3
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	4413      	add	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	6812      	ldr	r2, [r2, #0]
 80008b6:	43d2      	mvns	r2, r2
 80008b8:	400a      	ands	r2, r1
 80008ba:	601a      	str	r2, [r3, #0]
}
 80008bc:	bf00      	nop
 80008be:	3714      	adds	r7, #20
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	40013c00 	.word	0x40013c00

080008cc <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80008d4:	2300      	movs	r3, #0
 80008d6:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80008dc:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <EXTI_GetITStatus+0x44>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4013      	ands	r3, r2
 80008e4:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80008e6:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <EXTI_GetITStatus+0x44>)
 80008e8:	695a      	ldr	r2, [r3, #20]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4013      	ands	r3, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <EXTI_GetITStatus+0x32>
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d002      	beq.n	80008fe <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80008f8:	2301      	movs	r3, #1
 80008fa:	73fb      	strb	r3, [r7, #15]
 80008fc:	e001      	b.n	8000902 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80008fe:	2300      	movs	r3, #0
 8000900:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000902:	7bfb      	ldrb	r3, [r7, #15]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3714      	adds	r7, #20
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	40013c00 	.word	0x40013c00

08000914 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <EXTI_ClearITPendingBit+0x1c>)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6153      	str	r3, [r2, #20]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40013c00 	.word	0x40013c00

08000934 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000934:	b480      	push	{r7}
 8000936:	b087      	sub	sp, #28
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
 800094e:	e076      	b.n	8000a3e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000950:	2201      	movs	r2, #1
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000964:	68fa      	ldr	r2, [r7, #12]
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	429a      	cmp	r2, r3
 800096a:	d165      	bne.n	8000a38 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	2103      	movs	r1, #3
 8000976:	fa01 f303 	lsl.w	r3, r1, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	401a      	ands	r2, r3
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	791b      	ldrb	r3, [r3, #4]
 800098a:	4619      	mov	r1, r3
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	fa01 f303 	lsl.w	r3, r1, r3
 8000994:	431a      	orrs	r2, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	791b      	ldrb	r3, [r3, #4]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d003      	beq.n	80009aa <GPIO_Init+0x76>
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	791b      	ldrb	r3, [r3, #4]
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d12e      	bne.n	8000a08 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	689a      	ldr	r2, [r3, #8]
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	2103      	movs	r1, #3
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	43db      	mvns	r3, r3
 80009ba:	401a      	ands	r2, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	795b      	ldrb	r3, [r3, #5]
 80009c8:	4619      	mov	r1, r3
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	431a      	orrs	r2, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	685a      	ldr	r2, [r3, #4]
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	4619      	mov	r1, r3
 80009e2:	2301      	movs	r3, #1
 80009e4:	408b      	lsls	r3, r1
 80009e6:	43db      	mvns	r3, r3
 80009e8:	401a      	ands	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	683a      	ldr	r2, [r7, #0]
 80009f4:	7992      	ldrb	r2, [r2, #6]
 80009f6:	4611      	mov	r1, r2
 80009f8:	697a      	ldr	r2, [r7, #20]
 80009fa:	b292      	uxth	r2, r2
 80009fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000a00:	b292      	uxth	r2, r2
 8000a02:	431a      	orrs	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	68da      	ldr	r2, [r3, #12]
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	2103      	movs	r1, #3
 8000a14:	fa01 f303 	lsl.w	r3, r1, r3
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	401a      	ands	r2, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	68da      	ldr	r2, [r3, #12]
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	79db      	ldrb	r3, [r3, #7]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a32:	431a      	orrs	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d985      	bls.n	8000950 <GPIO_Init+0x1c>
    }
  }
}
 8000a44:	bf00      	nop
 8000a46:	371c      	adds	r7, #28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	887a      	ldrh	r2, [r7, #2]
 8000a60:	831a      	strh	r2, [r3, #24]
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
 8000a76:	460b      	mov	r3, r1
 8000a78:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	887a      	ldrh	r2, [r7, #2]
 8000a7e:	835a      	strh	r2, [r3, #26]
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b085      	sub	sp, #20
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	460b      	mov	r3, r1
 8000a96:	807b      	strh	r3, [r7, #2]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000aa4:	787a      	ldrb	r2, [r7, #1]
 8000aa6:	887b      	ldrh	r3, [r7, #2]
 8000aa8:	f003 0307 	and.w	r3, r3, #7
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ab4:	887b      	ldrh	r3, [r7, #2]
 8000ab6:	08db      	lsrs	r3, r3, #3
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	4618      	mov	r0, r3
 8000abc:	887b      	ldrh	r3, [r7, #2]
 8000abe:	08db      	lsrs	r3, r3, #3
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3208      	adds	r2, #8
 8000ac8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000acc:	887b      	ldrh	r3, [r7, #2]
 8000ace:	f003 0307 	and.w	r3, r3, #7
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	210f      	movs	r1, #15
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43db      	mvns	r3, r3
 8000adc:	ea02 0103 	and.w	r1, r2, r3
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f100 0208 	add.w	r2, r0, #8
 8000ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000aea:	887b      	ldrh	r3, [r7, #2]
 8000aec:	08db      	lsrs	r3, r3, #3
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	461a      	mov	r2, r3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	3208      	adds	r2, #8
 8000af6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000b00:	887b      	ldrh	r3, [r7, #2]
 8000b02:	08db      	lsrs	r3, r3, #3
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	461a      	mov	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3208      	adds	r2, #8
 8000b0c:	68b9      	ldr	r1, [r7, #8]
 8000b0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b12:	bf00      	nop
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
	...

08000b20 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b2c:	78fb      	ldrb	r3, [r7, #3]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d006      	beq.n	8000b40 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000b32:	490a      	ldr	r1, [pc, #40]	; (8000b5c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000b3e:	e006      	b.n	8000b4e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000b40:	4906      	ldr	r1, [pc, #24]	; (8000b5c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b42:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40023800 	.word	0x40023800

08000b60 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b6c:	78fb      	ldrb	r3, [r7, #3]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d006      	beq.n	8000b80 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b72:	490a      	ldr	r1, [pc, #40]	; (8000b9c <RCC_APB1PeriphClockCmd+0x3c>)
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <RCC_APB1PeriphClockCmd+0x3c>)
 8000b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b7e:	e006      	b.n	8000b8e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b80:	4906      	ldr	r1, [pc, #24]	; (8000b9c <RCC_APB1PeriphClockCmd+0x3c>)
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <RCC_APB1PeriphClockCmd+0x3c>)
 8000b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	43db      	mvns	r3, r3
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	460b      	mov	r3, r1
 8000baa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000bac:	78fb      	ldrb	r3, [r7, #3]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d006      	beq.n	8000bc0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000bb2:	490a      	ldr	r1, [pc, #40]	; (8000bdc <RCC_APB2PeriphClockCmd+0x3c>)
 8000bb4:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <RCC_APB2PeriphClockCmd+0x3c>)
 8000bb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000bbe:	e006      	b.n	8000bce <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000bc0:	4906      	ldr	r1, [pc, #24]	; (8000bdc <RCC_APB2PeriphClockCmd+0x3c>)
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <RCC_APB2PeriphClockCmd+0x3c>)
 8000bc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	4013      	ands	r3, r2
 8000bcc:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	40023800 	.word	0x40023800

08000be0 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	887a      	ldrh	r2, [r7, #2]
 8000bf0:	819a      	strh	r2, [r3, #12]
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b085      	sub	sp, #20
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
 8000c06:	460b      	mov	r3, r1
 8000c08:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	891b      	ldrh	r3, [r3, #8]
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	887b      	ldrh	r3, [r7, #2]
 8000c16:	4013      	ands	r3, r2
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d002      	beq.n	8000c24 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	e001      	b.n	8000c28 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000c24:	2300      	movs	r3, #0
 8000c26:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
	...

08000c38 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000c38:	b490      	push	{r4, r7}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	460a      	mov	r2, r1
 8000c42:	71fb      	strb	r3, [r7, #7]
 8000c44:	4613      	mov	r3, r2
 8000c46:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000c4c:	79bb      	ldrb	r3, [r7, #6]
 8000c4e:	f003 0303 	and.w	r3, r3, #3
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	220f      	movs	r2, #15
 8000c56:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5a:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000c5c:	4916      	ldr	r1, [pc, #88]	; (8000cb8 <SYSCFG_EXTILineConfig+0x80>)
 8000c5e:	79bb      	ldrb	r3, [r7, #6]
 8000c60:	089b      	lsrs	r3, r3, #2
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	4618      	mov	r0, r3
 8000c66:	4a14      	ldr	r2, [pc, #80]	; (8000cb8 <SYSCFG_EXTILineConfig+0x80>)
 8000c68:	79bb      	ldrb	r3, [r7, #6]
 8000c6a:	089b      	lsrs	r3, r3, #2
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	3302      	adds	r3, #2
 8000c70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	43db      	mvns	r3, r3
 8000c78:	401a      	ands	r2, r3
 8000c7a:	1c83      	adds	r3, r0, #2
 8000c7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000c80:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <SYSCFG_EXTILineConfig+0x80>)
 8000c82:	79bb      	ldrb	r3, [r7, #6]
 8000c84:	089b      	lsrs	r3, r3, #2
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	461c      	mov	r4, r3
 8000c8a:	4a0b      	ldr	r2, [pc, #44]	; (8000cb8 <SYSCFG_EXTILineConfig+0x80>)
 8000c8c:	79bb      	ldrb	r3, [r7, #6]
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	3302      	adds	r3, #2
 8000c94:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c98:	79f9      	ldrb	r1, [r7, #7]
 8000c9a:	79bb      	ldrb	r3, [r7, #6]
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	431a      	orrs	r2, r3
 8000ca8:	1ca3      	adds	r3, r4, #2
 8000caa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000cae:	bf00      	nop
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc90      	pop	{r4, r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	40013800 	.word	0x40013800

08000cbc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	881b      	ldrh	r3, [r3, #0]
 8000cce:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4a29      	ldr	r2, [pc, #164]	; (8000d78 <TIM_TimeBaseInit+0xbc>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d013      	beq.n	8000d00 <TIM_TimeBaseInit+0x44>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a28      	ldr	r2, [pc, #160]	; (8000d7c <TIM_TimeBaseInit+0xc0>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d00f      	beq.n	8000d00 <TIM_TimeBaseInit+0x44>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ce6:	d00b      	beq.n	8000d00 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a25      	ldr	r2, [pc, #148]	; (8000d80 <TIM_TimeBaseInit+0xc4>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d007      	beq.n	8000d00 <TIM_TimeBaseInit+0x44>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a24      	ldr	r2, [pc, #144]	; (8000d84 <TIM_TimeBaseInit+0xc8>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d003      	beq.n	8000d00 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a23      	ldr	r2, [pc, #140]	; (8000d88 <TIM_TimeBaseInit+0xcc>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d108      	bne.n	8000d12 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000d00:	89fb      	ldrh	r3, [r7, #14]
 8000d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d06:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	885a      	ldrh	r2, [r3, #2]
 8000d0c:	89fb      	ldrh	r3, [r7, #14]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4a1d      	ldr	r2, [pc, #116]	; (8000d8c <TIM_TimeBaseInit+0xd0>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d00c      	beq.n	8000d34 <TIM_TimeBaseInit+0x78>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4a1c      	ldr	r2, [pc, #112]	; (8000d90 <TIM_TimeBaseInit+0xd4>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d008      	beq.n	8000d34 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000d22:	89fb      	ldrh	r3, [r7, #14]
 8000d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d28:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	891a      	ldrh	r2, [r3, #8]
 8000d2e:	89fb      	ldrh	r3, [r7, #14]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	89fa      	ldrh	r2, [r7, #14]
 8000d38:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685a      	ldr	r2, [r3, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	881a      	ldrh	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <TIM_TimeBaseInit+0xbc>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d003      	beq.n	8000d5a <TIM_TimeBaseInit+0x9e>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a09      	ldr	r2, [pc, #36]	; (8000d7c <TIM_TimeBaseInit+0xc0>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d104      	bne.n	8000d64 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	7a9b      	ldrb	r3, [r3, #10]
 8000d5e:	b29a      	uxth	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2201      	movs	r2, #1
 8000d68:	829a      	strh	r2, [r3, #20]
}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40010000 	.word	0x40010000
 8000d7c:	40010400 	.word	0x40010400
 8000d80:	40000400 	.word	0x40000400
 8000d84:	40000800 	.word	0x40000800
 8000d88:	40000c00 	.word	0x40000c00
 8000d8c:	40001000 	.word	0x40001000
 8000d90:	40001400 	.word	0x40001400

08000d94 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000da0:	78fb      	ldrb	r3, [r7, #3]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d008      	beq.n	8000db8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000db6:	e007      	b.n	8000dc8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	f023 0301 	bic.w	r3, r3, #1
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	801a      	strh	r2, [r3, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	817b      	strh	r3, [r7, #10]
 8000de2:	2300      	movs	r3, #0
 8000de4:	81fb      	strh	r3, [r7, #14]
 8000de6:	2300      	movs	r3, #0
 8000de8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	8c1b      	ldrh	r3, [r3, #32]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	8c1b      	ldrh	r3, [r3, #32]
 8000dfe:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	8b9b      	ldrh	r3, [r3, #28]
 8000e0a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000e0c:	897b      	ldrh	r3, [r7, #10]
 8000e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e12:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000e14:	897b      	ldrh	r3, [r7, #10]
 8000e16:	f023 0303 	bic.w	r3, r3, #3
 8000e1a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	881a      	ldrh	r2, [r3, #0]
 8000e20:	897b      	ldrh	r3, [r7, #10]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000e26:	89fb      	ldrh	r3, [r7, #14]
 8000e28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e2c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	899b      	ldrh	r3, [r3, #12]
 8000e32:	021b      	lsls	r3, r3, #8
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	89fb      	ldrh	r3, [r7, #14]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	885b      	ldrh	r3, [r3, #2]
 8000e40:	021b      	lsls	r3, r3, #8
 8000e42:	b29a      	uxth	r2, r3
 8000e44:	89fb      	ldrh	r3, [r7, #14]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a22      	ldr	r2, [pc, #136]	; (8000ed8 <TIM_OC3Init+0x104>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d003      	beq.n	8000e5a <TIM_OC3Init+0x86>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a21      	ldr	r2, [pc, #132]	; (8000edc <TIM_OC3Init+0x108>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d12b      	bne.n	8000eb2 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000e5a:	89fb      	ldrh	r3, [r7, #14]
 8000e5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e60:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	89db      	ldrh	r3, [r3, #14]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	89fb      	ldrh	r3, [r7, #14]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000e70:	89fb      	ldrh	r3, [r7, #14]
 8000e72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e76:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	889b      	ldrh	r3, [r3, #4]
 8000e7c:	021b      	lsls	r3, r3, #8
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	89fb      	ldrh	r3, [r7, #14]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000e86:	89bb      	ldrh	r3, [r7, #12]
 8000e88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e8c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000e8e:	89bb      	ldrh	r3, [r7, #12]
 8000e90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e94:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	8a1b      	ldrh	r3, [r3, #16]
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	89bb      	ldrh	r3, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	8a5b      	ldrh	r3, [r3, #18]
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	89bb      	ldrh	r3, [r7, #12]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	89ba      	ldrh	r2, [r7, #12]
 8000eb6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	897a      	ldrh	r2, [r7, #10]
 8000ebc:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	89fa      	ldrh	r2, [r7, #14]
 8000eca:	841a      	strh	r2, [r3, #32]
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40010000 	.word	0x40010000
 8000edc:	40010400 	.word	0x40010400

08000ee0 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	8b9b      	ldrh	r3, [r3, #28]
 8000ef4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
 8000ef8:	f023 0308 	bic.w	r3, r3, #8
 8000efc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000efe:	89fa      	ldrh	r2, [r7, #14]
 8000f00:	887b      	ldrh	r3, [r7, #2]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	89fa      	ldrh	r2, [r7, #14]
 8000f0a:	839a      	strh	r2, [r3, #28]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000f1c:	4b38      	ldr	r3, [pc, #224]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b38      	ldr	r3, [pc, #224]	; (8001004 <Audio_MAL_IRQHandler+0xec>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f7ff fbf4 	bl	8000714 <DMA_GetFlagStatus>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d064      	beq.n	8000ffc <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000f32:	4b35      	ldr	r3, [pc, #212]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d04c      	beq.n	8000fd4 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000f3a:	bf00      	nop
 8000f3c:	4b30      	ldr	r3, [pc, #192]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fbcf 	bl	80006e4 <DMA_GetCmdStatus>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1f7      	bne.n	8000f3c <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000f4c:	4b2c      	ldr	r3, [pc, #176]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b2c      	ldr	r3, [pc, #176]	; (8001004 <Audio_MAL_IRQHandler+0xec>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4619      	mov	r1, r3
 8000f56:	4610      	mov	r0, r2
 8000f58:	f7ff fc18 	bl	800078c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000f5c:	4b2b      	ldr	r3, [pc, #172]	; (800100c <Audio_MAL_IRQHandler+0xf4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b2b      	ldr	r3, [pc, #172]	; (8001010 <Audio_MAL_IRQHandler+0xf8>)
 8000f64:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000f66:	4b28      	ldr	r3, [pc, #160]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	bf28      	it	cs
 8000f72:	4613      	movcs	r3, r2
 8000f74:	4a26      	ldr	r2, [pc, #152]	; (8001010 <Audio_MAL_IRQHandler+0xf8>)
 8000f76:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000f78:	4b21      	ldr	r3, [pc, #132]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4924      	ldr	r1, [pc, #144]	; (8001010 <Audio_MAL_IRQHandler+0xf8>)
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fb3c 	bl	80005fc <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fb8e 	bl	80006ac <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000f90:	4b1e      	ldr	r3, [pc, #120]	; (800100c <Audio_MAL_IRQHandler+0xf4>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f9c:	d203      	bcs.n	8000fa6 <Audio_MAL_IRQHandler+0x8e>
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	e000      	b.n	8000fa8 <Audio_MAL_IRQHandler+0x90>
 8000fa6:	4b1b      	ldr	r3, [pc, #108]	; (8001014 <Audio_MAL_IRQHandler+0xfc>)
 8000fa8:	4413      	add	r3, r2
 8000faa:	4a18      	ldr	r2, [pc, #96]	; (800100c <Audio_MAL_IRQHandler+0xf4>)
 8000fac:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000fae:	4b16      	ldr	r3, [pc, #88]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4b15      	ldr	r3, [pc, #84]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000fba:	428b      	cmp	r3, r1
 8000fbc:	bf28      	it	cs
 8000fbe:	460b      	movcs	r3, r1
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	4a11      	ldr	r2, [pc, #68]	; (8001008 <Audio_MAL_IRQHandler+0xf0>)
 8000fc4:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fb6d 	bl	80006ac <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000fd2:	e013      	b.n	8000ffc <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000fd4:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fb66 	bl	80006ac <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000fe0:	4b07      	ldr	r3, [pc, #28]	; (8001000 <Audio_MAL_IRQHandler+0xe8>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <Audio_MAL_IRQHandler+0xec>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4610      	mov	r0, r2
 8000fec:	f7ff fbce 	bl	800078c <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <Audio_MAL_IRQHandler+0xf4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fa3e 	bl	8001478 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000008 	.word	0x20000008
 8001004:	2000000c 	.word	0x2000000c
 8001008:	20000000 	.word	0x20000000
 800100c:	20000034 	.word	0x20000034
 8001010:	20000074 	.word	0x20000074
 8001014:	0001fffe 	.word	0x0001fffe

08001018 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800101c:	f7ff ff7c 	bl	8000f18 <Audio_MAL_IRQHandler>
}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}

08001024 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001028:	f7ff ff76 	bl	8000f18 <Audio_MAL_IRQHandler>
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}

08001030 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8001034:	2102      	movs	r1, #2
 8001036:	480d      	ldr	r0, [pc, #52]	; (800106c <SPI3_IRQHandler+0x3c>)
 8001038:	f7ff fde1 	bl	8000bfe <SPI_I2S_GetFlagStatus>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d011      	beq.n	8001066 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <SPI3_IRQHandler+0x40>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2b02      	cmp	r3, #2
 8001048:	d106      	bne.n	8001058 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800104a:	f000 fa20 	bl	800148e <EVAL_AUDIO_GetSampleCallBack>
 800104e:	4603      	mov	r3, r0
 8001050:	4619      	mov	r1, r3
 8001052:	2004      	movs	r0, #4
 8001054:	f7ff fab6 	bl	80005c4 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001058:	f000 fa19 	bl	800148e <EVAL_AUDIO_GetSampleCallBack>
 800105c:	4603      	mov	r3, r0
 800105e:	4619      	mov	r1, r3
 8001060:	4802      	ldr	r0, [pc, #8]	; (800106c <SPI3_IRQHandler+0x3c>)
 8001062:	f7ff fdbd 	bl	8000be0 <SPI_I2S_SendData>
  }
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40003c00 	.word	0x40003c00
 8001070:	20000004 	.word	0x20000004

08001074 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	6039      	str	r1, [r7, #0]
 800107e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	da0b      	bge.n	80010a0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001088:	490d      	ldr	r1, [pc, #52]	; (80010c0 <NVIC_SetPriority+0x4c>)
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f003 030f 	and.w	r3, r3, #15
 8001090:	3b04      	subs	r3, #4
 8001092:	683a      	ldr	r2, [r7, #0]
 8001094:	b2d2      	uxtb	r2, r2
 8001096:	0112      	lsls	r2, r2, #4
 8001098:	b2d2      	uxtb	r2, r2
 800109a:	440b      	add	r3, r1
 800109c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800109e:	e009      	b.n	80010b4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80010a0:	4908      	ldr	r1, [pc, #32]	; (80010c4 <NVIC_SetPriority+0x50>)
 80010a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00
 80010c4:	e000e100 	.word	0xe000e100

080010c8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010d6:	d301      	bcc.n	80010dc <SysTick_Config+0x14>
 80010d8:	2301      	movs	r3, #1
 80010da:	e011      	b.n	8001100 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80010dc:	4a0a      	ldr	r2, [pc, #40]	; (8001108 <SysTick_Config+0x40>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80010e4:	3b01      	subs	r3, #1
 80010e6:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80010e8:	210f      	movs	r1, #15
 80010ea:	f04f 30ff 	mov.w	r0, #4294967295
 80010ee:	f7ff ffc1 	bl	8001074 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80010f2:	4b05      	ldr	r3, [pc, #20]	; (8001108 <SysTick_Config+0x40>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f8:	4b03      	ldr	r3, [pc, #12]	; (8001108 <SysTick_Config+0x40>)
 80010fa:	2207      	movs	r2, #7
 80010fc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	e000e010 	.word	0xe000e010

0800110c <SysTick_Handler>:
    delay_count = time;
    while (delay_count);
}

// SysTick interrupt handler
void SysTick_Handler(void) {
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
    delay_count--;
 8001110:	4b04      	ldr	r3, [pc, #16]	; (8001124 <SysTick_Handler+0x18>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3b01      	subs	r3, #1
 8001116:	4a03      	ldr	r2, [pc, #12]	; (8001124 <SysTick_Handler+0x18>)
 8001118:	6013      	str	r3, [r2, #0]
}
 800111a:	bf00      	nop
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	200000c4 	.word	0x200000c4

08001128 <GPIO_config>:

// GPIO pin configuration
void GPIO_config() {
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800112c:	2101      	movs	r1, #1
 800112e:	2001      	movs	r0, #1
 8001130:	f7ff fcf6 	bl	8000b20 <RCC_AHB1PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001134:	2101      	movs	r1, #1
 8001136:	2008      	movs	r0, #8
 8001138:	f7ff fcf2 	bl	8000b20 <RCC_AHB1PeriphClockCmd>

    // Configure GPIOD pins as output
    GPIO_InitStruct.GPIO_Mode = 0x01;
 800113c:	4b33      	ldr	r3, [pc, #204]	; (800120c <GPIO_config+0xe4>)
 800113e:	2201      	movs	r2, #1
 8001140:	711a      	strb	r2, [r3, #4]
    GPIO_InitStruct.GPIO_OType = 0x00;
 8001142:	4b32      	ldr	r3, [pc, #200]	; (800120c <GPIO_config+0xe4>)
 8001144:	2200      	movs	r2, #0
 8001146:	719a      	strb	r2, [r3, #6]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13;
 8001148:	4b30      	ldr	r3, [pc, #192]	; (800120c <GPIO_config+0xe4>)
 800114a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800114e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.GPIO_PuPd = 0x00;
 8001150:	4b2e      	ldr	r3, [pc, #184]	; (800120c <GPIO_config+0xe4>)
 8001152:	2200      	movs	r2, #0
 8001154:	71da      	strb	r2, [r3, #7]
    GPIO_InitStruct.GPIO_Speed = 0x03;
 8001156:	4b2d      	ldr	r3, [pc, #180]	; (800120c <GPIO_config+0xe4>)
 8001158:	2203      	movs	r2, #3
 800115a:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOD, &GPIO_InitStruct);
 800115c:	492b      	ldr	r1, [pc, #172]	; (800120c <GPIO_config+0xe4>)
 800115e:	482c      	ldr	r0, [pc, #176]	; (8001210 <GPIO_config+0xe8>)
 8001160:	f7ff fbe8 	bl	8000934 <GPIO_Init>

    // Button pin configuration (PA0)
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 8001164:	4b29      	ldr	r3, [pc, #164]	; (800120c <GPIO_config+0xe4>)
 8001166:	2200      	movs	r2, #0
 8001168:	711a      	strb	r2, [r3, #4]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800116a:	4b28      	ldr	r3, [pc, #160]	; (800120c <GPIO_config+0xe4>)
 800116c:	2200      	movs	r2, #0
 800116e:	719a      	strb	r2, [r3, #6]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8001170:	4b26      	ldr	r3, [pc, #152]	; (800120c <GPIO_config+0xe4>)
 8001172:	2201      	movs	r2, #1
 8001174:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001176:	4b25      	ldr	r3, [pc, #148]	; (800120c <GPIO_config+0xe4>)
 8001178:	2202      	movs	r2, #2
 800117a:	71da      	strb	r2, [r3, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800117c:	4b23      	ldr	r3, [pc, #140]	; (800120c <GPIO_config+0xe4>)
 800117e:	2203      	movs	r2, #3
 8001180:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	4922      	ldr	r1, [pc, #136]	; (800120c <GPIO_config+0xe4>)
 8001184:	4823      	ldr	r0, [pc, #140]	; (8001214 <GPIO_config+0xec>)
 8001186:	f7ff fbd5 	bl	8000934 <GPIO_Init>

    // PA5 as an analog input for ADC1
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 800118a:	4b20      	ldr	r3, [pc, #128]	; (800120c <GPIO_config+0xe4>)
 800118c:	2203      	movs	r2, #3
 800118e:	711a      	strb	r2, [r3, #4]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <GPIO_config+0xe4>)
 8001192:	2200      	movs	r2, #0
 8001194:	719a      	strb	r2, [r3, #6]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5;
 8001196:	4b1d      	ldr	r3, [pc, #116]	; (800120c <GPIO_config+0xe4>)
 8001198:	2220      	movs	r2, #32
 800119a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <GPIO_config+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	71da      	strb	r2, [r3, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80011a2:	4b1a      	ldr	r3, [pc, #104]	; (800120c <GPIO_config+0xe4>)
 80011a4:	2203      	movs	r2, #3
 80011a6:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	4918      	ldr	r1, [pc, #96]	; (800120c <GPIO_config+0xe4>)
 80011aa:	481a      	ldr	r0, [pc, #104]	; (8001214 <GPIO_config+0xec>)
 80011ac:	f7ff fbc2 	bl	8000934 <GPIO_Init>

    // PA2 as AF for PWM output (TIM2 CH3)
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_TIM2);
 80011b0:	2201      	movs	r2, #1
 80011b2:	2102      	movs	r1, #2
 80011b4:	4817      	ldr	r0, [pc, #92]	; (8001214 <GPIO_config+0xec>)
 80011b6:	f7ff fc69 	bl	8000a8c <GPIO_PinAFConfig>
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80011ba:	4b14      	ldr	r3, [pc, #80]	; (800120c <GPIO_config+0xe4>)
 80011bc:	2202      	movs	r2, #2
 80011be:	711a      	strb	r2, [r3, #4]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <GPIO_config+0xe4>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	719a      	strb	r2, [r3, #6]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <GPIO_config+0xe4>)
 80011c8:	2204      	movs	r2, #4
 80011ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <GPIO_config+0xe4>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	71da      	strb	r2, [r3, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <GPIO_config+0xe4>)
 80011d4:	2203      	movs	r2, #3
 80011d6:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	490c      	ldr	r1, [pc, #48]	; (800120c <GPIO_config+0xe4>)
 80011da:	480e      	ldr	r0, [pc, #56]	; (8001214 <GPIO_config+0xec>)
 80011dc:	f7ff fbaa 	bl	8000934 <GPIO_Init>

    // Configure PA3 and PA4 pins as output
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <GPIO_config+0xe4>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	711a      	strb	r2, [r3, #4]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <GPIO_config+0xe4>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	719a      	strb	r2, [r3, #6]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4;
 80011ec:	4b07      	ldr	r3, [pc, #28]	; (800120c <GPIO_config+0xe4>)
 80011ee:	2218      	movs	r2, #24
 80011f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <GPIO_config+0xe4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	71da      	strb	r2, [r3, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <GPIO_config+0xe4>)
 80011fa:	2203      	movs	r2, #3
 80011fc:	715a      	strb	r2, [r3, #5]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	4903      	ldr	r1, [pc, #12]	; (800120c <GPIO_config+0xe4>)
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <GPIO_config+0xec>)
 8001202:	f7ff fb97 	bl	8000934 <GPIO_Init>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000f4 	.word	0x200000f4
 8001210:	40020c00 	.word	0x40020c00
 8001214:	40020000 	.word	0x40020000

08001218 <ADC_config>:

// ADC configuration
void ADC_config() {
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800121c:	2101      	movs	r1, #1
 800121e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001222:	f7ff fcbd 	bl	8000ba0 <RCC_APB2PeriphClockCmd>

    ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 8001226:	4b12      	ldr	r3, [pc, #72]	; (8001270 <ADC_config+0x58>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
    ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div4;
 800122c:	4b10      	ldr	r3, [pc, #64]	; (8001270 <ADC_config+0x58>)
 800122e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001232:	605a      	str	r2, [r3, #4]
    ADC_CommonInit(&ADC_CommonInitStruct);
 8001234:	480e      	ldr	r0, [pc, #56]	; (8001270 <ADC_config+0x58>)
 8001236:	f7ff f87f 	bl	8000338 <ADC_CommonInit>

    ADC_InitStruct.ADC_ContinuousConvMode = ENABLE;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <ADC_config+0x5c>)
 800123c:	2201      	movs	r2, #1
 800123e:	715a      	strb	r2, [r3, #5]
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_8b;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <ADC_config+0x5c>)
 8001242:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001246:	601a      	str	r2, [r3, #0]
    ADC_Init(ADC1, &ADC_InitStruct);
 8001248:	490a      	ldr	r1, [pc, #40]	; (8001274 <ADC_config+0x5c>)
 800124a:	480b      	ldr	r0, [pc, #44]	; (8001278 <ADC_config+0x60>)
 800124c:	f7ff f81e 	bl	800028c <ADC_Init>
    ADC_Cmd(ADC1, ENABLE);
 8001250:	2101      	movs	r1, #1
 8001252:	4809      	ldr	r0, [pc, #36]	; (8001278 <ADC_config+0x60>)
 8001254:	f7ff f898 	bl	8000388 <ADC_Cmd>

    ADC_RegularChannelConfig(ADC1, ADC_Channel_5, 1 , ADC_SampleTime_56Cycles);
 8001258:	2303      	movs	r3, #3
 800125a:	2201      	movs	r2, #1
 800125c:	2105      	movs	r1, #5
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <ADC_config+0x60>)
 8001260:	f7ff f8ae 	bl	80003c0 <ADC_RegularChannelConfig>
    ADC_SoftwareStartConv(ADC1);
 8001264:	4804      	ldr	r0, [pc, #16]	; (8001278 <ADC_config+0x60>)
 8001266:	f7ff f975 	bl	8000554 <ADC_SoftwareStartConv>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200000b0 	.word	0x200000b0
 8001274:	200000c8 	.word	0x200000c8
 8001278:	40012000 	.word	0x40012000

0800127c <read_adc>:

// Function to read ADC value
uint8_t read_adc() {
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
    while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8001280:	bf00      	nop
 8001282:	2102      	movs	r1, #2
 8001284:	4806      	ldr	r0, [pc, #24]	; (80012a0 <read_adc+0x24>)
 8001286:	f7ff f982 	bl	800058e <ADC_GetFlagStatus>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d0f8      	beq.n	8001282 <read_adc+0x6>
    return ADC_GetConversionValue(ADC1);
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <read_adc+0x24>)
 8001292:	f7ff f96f 	bl	8000574 <ADC_GetConversionValue>
 8001296:	4603      	mov	r3, r0
 8001298:	b2db      	uxtb	r3, r3
}
 800129a:	4618      	mov	r0, r3
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40012000 	.word	0x40012000

080012a4 <TIM_config>:

// Timer configuration for PWM
void TIM_config() {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80012a8:	2101      	movs	r1, #1
 80012aa:	2001      	movs	r0, #1
 80012ac:	f7ff fc58 	bl	8000b60 <RCC_APB1PeriphClockCmd>

    TIM_InitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80012b0:	4b16      	ldr	r3, [pc, #88]	; (800130c <TIM_config+0x68>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	811a      	strh	r2, [r3, #8]
    TIM_InitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80012b6:	4b15      	ldr	r3, [pc, #84]	; (800130c <TIM_config+0x68>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	805a      	strh	r2, [r3, #2]
    TIM_InitStruct.TIM_Period = 255;
 80012bc:	4b13      	ldr	r3, [pc, #76]	; (800130c <TIM_config+0x68>)
 80012be:	22ff      	movs	r2, #255	; 0xff
 80012c0:	605a      	str	r2, [r3, #4]
    TIM_InitStruct.TIM_Prescaler = 299;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <TIM_config+0x68>)
 80012c4:	f240 122b 	movw	r2, #299	; 0x12b
 80012c8:	801a      	strh	r2, [r3, #0]
    TIM_InitStruct.TIM_RepetitionCounter = 0;
 80012ca:	4b10      	ldr	r3, [pc, #64]	; (800130c <TIM_config+0x68>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	729a      	strb	r2, [r3, #10]

    TIM_TimeBaseInit(TIM2, &TIM_InitStruct);
 80012d0:	490e      	ldr	r1, [pc, #56]	; (800130c <TIM_config+0x68>)
 80012d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80012d6:	f7ff fcf1 	bl	8000cbc <TIM_TimeBaseInit>
    TIM_Cmd(TIM2, ENABLE);
 80012da:	2101      	movs	r1, #1
 80012dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80012e0:	f7ff fd58 	bl	8000d94 <TIM_Cmd>

    TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80012e4:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <TIM_config+0x6c>)
 80012e6:	2260      	movs	r2, #96	; 0x60
 80012e8:	801a      	strh	r2, [r3, #0]
    TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 80012ea:	4b09      	ldr	r3, [pc, #36]	; (8001310 <TIM_config+0x6c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	819a      	strh	r2, [r3, #12]
    TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <TIM_config+0x6c>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	805a      	strh	r2, [r3, #2]

    SysTick_Config(SystemCoreClock / 1000); // 1ms interrupt
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <TIM_config+0x70>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a07      	ldr	r2, [pc, #28]	; (8001318 <TIM_config+0x74>)
 80012fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001300:	099b      	lsrs	r3, r3, #6
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fee0 	bl	80010c8 <SysTick_Config>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200000fc 	.word	0x200000fc
 8001310:	200000e0 	.word	0x200000e0
 8001314:	20000010 	.word	0x20000010
 8001318:	10624dd3 	.word	0x10624dd3

0800131c <EXTI_config>:

// EXTI configuration for button interrupt
void EXTI_config() {
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001320:	2101      	movs	r1, #1
 8001322:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001326:	f7ff fc3b 	bl	8000ba0 <RCC_APB2PeriphClockCmd>

    SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 800132a:	2100      	movs	r1, #0
 800132c:	2000      	movs	r0, #0
 800132e:	f7ff fc83 	bl	8000c38 <SYSCFG_EXTILineConfig>

    EXTI_InitStruct.EXTI_Line = EXTI_Line0;
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <EXTI_config+0x58>)
 8001334:	2201      	movs	r2, #1
 8001336:	601a      	str	r2, [r3, #0]
    EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8001338:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <EXTI_config+0x58>)
 800133a:	2201      	movs	r2, #1
 800133c:	719a      	strb	r2, [r3, #6]
    EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 800133e:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <EXTI_config+0x58>)
 8001340:	2200      	movs	r2, #0
 8001342:	711a      	strb	r2, [r3, #4]
    EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <EXTI_config+0x58>)
 8001346:	2208      	movs	r2, #8
 8001348:	715a      	strb	r2, [r3, #5]

    EXTI_Init(&EXTI_InitStruct);
 800134a:	480a      	ldr	r0, [pc, #40]	; (8001374 <EXTI_config+0x58>)
 800134c:	f7ff fa4c 	bl	80007e8 <EXTI_Init>

    NVIC_InitStruct.NVIC_IRQChannel = EXTI0_IRQn;
 8001350:	4b09      	ldr	r3, [pc, #36]	; (8001378 <EXTI_config+0x5c>)
 8001352:	2206      	movs	r2, #6
 8001354:	701a      	strb	r2, [r3, #0]
    NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <EXTI_config+0x5c>)
 8001358:	2201      	movs	r2, #1
 800135a:	70da      	strb	r2, [r3, #3]
    NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 800135c:	4b06      	ldr	r3, [pc, #24]	; (8001378 <EXTI_config+0x5c>)
 800135e:	2200      	movs	r2, #0
 8001360:	705a      	strb	r2, [r3, #1]
    NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <EXTI_config+0x5c>)
 8001364:	2200      	movs	r2, #0
 8001366:	709a      	strb	r2, [r3, #2]

    NVIC_Init(&NVIC_InitStruct);
 8001368:	4803      	ldr	r0, [pc, #12]	; (8001378 <EXTI_config+0x5c>)
 800136a:	f7fe ff2d 	bl	80001c8 <NVIC_Init>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	2000010c 	.word	0x2000010c
 8001378:	20000108 	.word	0x20000108

0800137c <EXTI0_IRQHandler>:

// EXTI0 interrupt handler for button press
void EXTI0_IRQHandler() {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line0) != RESET) {
 8001380:	2001      	movs	r0, #1
 8001382:	f7ff faa3 	bl	80008cc <EXTI_GetITStatus>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d032      	beq.n	80013f2 <EXTI0_IRQHandler+0x76>
        button_count++;
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <EXTI0_IRQHandler+0x7c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <EXTI0_IRQHandler+0x7c>)
 8001394:	6013      	str	r3, [r2, #0]
        if (button_count % 2 == 0) {
 8001396:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <EXTI0_IRQHandler+0x7c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d112      	bne.n	80013c8 <EXTI0_IRQHandler+0x4c>
            GPIO_SetBits(GPIOA, GPIO_Pin_3);
 80013a2:	2108      	movs	r1, #8
 80013a4:	4815      	ldr	r0, [pc, #84]	; (80013fc <EXTI0_IRQHandler+0x80>)
 80013a6:	f7ff fb53 	bl	8000a50 <GPIO_SetBits>
            GPIO_ResetBits(GPIOA, GPIO_Pin_4);
 80013aa:	2110      	movs	r1, #16
 80013ac:	4813      	ldr	r0, [pc, #76]	; (80013fc <EXTI0_IRQHandler+0x80>)
 80013ae:	f7ff fb5e 	bl	8000a6e <GPIO_ResetBits>
            GPIO_SetBits(GPIOD, GPIO_Pin_12);
 80013b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <EXTI0_IRQHandler+0x84>)
 80013b8:	f7ff fb4a 	bl	8000a50 <GPIO_SetBits>
            GPIO_ResetBits(GPIOD, GPIO_Pin_13);
 80013bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <EXTI0_IRQHandler+0x84>)
 80013c2:	f7ff fb54 	bl	8000a6e <GPIO_ResetBits>
 80013c6:	e011      	b.n	80013ec <EXTI0_IRQHandler+0x70>
        } else {
            GPIO_SetBits(GPIOA, GPIO_Pin_4);
 80013c8:	2110      	movs	r1, #16
 80013ca:	480c      	ldr	r0, [pc, #48]	; (80013fc <EXTI0_IRQHandler+0x80>)
 80013cc:	f7ff fb40 	bl	8000a50 <GPIO_SetBits>
            GPIO_ResetBits(GPIOA, GPIO_Pin_3);
 80013d0:	2108      	movs	r1, #8
 80013d2:	480a      	ldr	r0, [pc, #40]	; (80013fc <EXTI0_IRQHandler+0x80>)
 80013d4:	f7ff fb4b 	bl	8000a6e <GPIO_ResetBits>
            GPIO_SetBits(GPIOD, GPIO_Pin_13);
 80013d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013dc:	4808      	ldr	r0, [pc, #32]	; (8001400 <EXTI0_IRQHandler+0x84>)
 80013de:	f7ff fb37 	bl	8000a50 <GPIO_SetBits>
            GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 80013e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e6:	4806      	ldr	r0, [pc, #24]	; (8001400 <EXTI0_IRQHandler+0x84>)
 80013e8:	f7ff fb41 	bl	8000a6e <GPIO_ResetBits>
        }
        EXTI_ClearITPendingBit(EXTI_Line0);
 80013ec:	2001      	movs	r0, #1
 80013ee:	f7ff fa91 	bl	8000914 <EXTI_ClearITPendingBit>
    }
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000030 	.word	0x20000030
 80013fc:	40020000 	.word	0x40020000
 8001400:	40020c00 	.word	0x40020c00

08001404 <main>:

int main(void) {
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
    GPIO_config();
 8001408:	f7ff fe8e 	bl	8001128 <GPIO_config>
    ADC_config();
 800140c:	f7ff ff04 	bl	8001218 <ADC_config>
    TIM_config();
 8001410:	f7ff ff48 	bl	80012a4 <TIM_config>
    EXTI_config();
 8001414:	f7ff ff82 	bl	800131c <EXTI_config>
    GPIO_SetBits(GPIOA, GPIO_Pin_3);
 8001418:	2108      	movs	r1, #8
 800141a:	4813      	ldr	r0, [pc, #76]	; (8001468 <main+0x64>)
 800141c:	f7ff fb18 	bl	8000a50 <GPIO_SetBits>
    GPIO_ResetBits(GPIOA, GPIO_Pin_4);
 8001420:	2110      	movs	r1, #16
 8001422:	4811      	ldr	r0, [pc, #68]	; (8001468 <main+0x64>)
 8001424:	f7ff fb23 	bl	8000a6e <GPIO_ResetBits>
    GPIO_SetBits(GPIOD, GPIO_Pin_12);
 8001428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800142c:	480f      	ldr	r0, [pc, #60]	; (800146c <main+0x68>)
 800142e:	f7ff fb0f 	bl	8000a50 <GPIO_SetBits>
    GPIO_ResetBits(GPIOD, GPIO_Pin_13);
 8001432:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001436:	480d      	ldr	r0, [pc, #52]	; (800146c <main+0x68>)
 8001438:	f7ff fb19 	bl	8000a6e <GPIO_ResetBits>

    while (1) {
        adc_value = read_adc();
 800143c:	f7ff ff1e 	bl	800127c <read_adc>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <main+0x6c>)
 8001446:	701a      	strb	r2, [r3, #0]
        TIM_OCInitStruct.TIM_Pulse = adc_value;
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <main+0x6c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	4b09      	ldr	r3, [pc, #36]	; (8001474 <main+0x70>)
 8001450:	609a      	str	r2, [r3, #8]
        TIM_OC3Init(TIM2, &TIM_OCInitStruct);
 8001452:	4908      	ldr	r1, [pc, #32]	; (8001474 <main+0x70>)
 8001454:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001458:	f7ff fcbc 	bl	8000dd4 <TIM_OC3Init>
        TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 800145c:	2108      	movs	r1, #8
 800145e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001462:	f7ff fd3d 	bl	8000ee0 <TIM_OC3PreloadConfig>
        adc_value = read_adc();
 8001466:	e7e9      	b.n	800143c <main+0x38>
 8001468:	40020000 	.word	0x40020000
 800146c:	40020c00 	.word	0x40020c00
 8001470:	200000c0 	.word	0x200000c0
 8001474:	200000e0 	.word	0x200000e0

08001478 <EVAL_AUDIO_TransferComplete_CallBack>:
    }
}

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
    /* TODO, implement your code here */
    return;
 8001482:	bf00      	nop
}
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void) {
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
    /* TODO, implement your code here */
    return -1;
 8001492:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001496:	4618      	mov	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014a6:	e003      	b.n	80014b0 <LoopCopyDataInit>

080014a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014a8:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80014aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014ae:	3104      	adds	r1, #4

080014b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014b0:	480b      	ldr	r0, [pc, #44]	; (80014e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80014b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014b8:	d3f6      	bcc.n	80014a8 <CopyDataInit>
  ldr  r2, =_sbss
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80014bc:	e002      	b.n	80014c4 <LoopFillZerobss>

080014be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014c0:	f842 3b04 	str.w	r3, [r2], #4

080014c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80014c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014c8:	d3f9      	bcc.n	80014be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014ca:	f000 f83b 	bl	8001544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ce:	f000 f8eb 	bl	80016a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff ff97 	bl	8001404 <main>
  bx  lr    
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80014d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80014dc:	08001710 	.word	0x08001710
  ldr  r0, =_sdata
 80014e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80014e4:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 80014e8:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 80014ec:	20000114 	.word	0x20000114

080014f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC_IRQHandler>

080014f2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001504:	e7fe      	b.n	8001504 <HardFault_Handler+0x4>

08001506 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800150a:	e7fe      	b.n	800150a <MemManage_Handler+0x4>

0800150c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001510:	e7fe      	b.n	8001510 <BusFault_Handler+0x4>

08001512 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001516:	e7fe      	b.n	8001516 <UsageFault_Handler+0x4>

08001518 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
}
 800152a:	bf00      	nop
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001548:	4a16      	ldr	r2, [pc, #88]	; (80015a4 <SystemInit+0x60>)
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <SystemInit+0x60>)
 800154c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001558:	4a13      	ldr	r2, [pc, #76]	; (80015a8 <SystemInit+0x64>)
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <SystemInit+0x64>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001564:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <SystemInit+0x64>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800156a:	4a0f      	ldr	r2, [pc, #60]	; (80015a8 <SystemInit+0x64>)
 800156c:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <SystemInit+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001574:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001578:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <SystemInit+0x64>)
 800157c:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <SystemInit+0x68>)
 800157e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001580:	4a09      	ldr	r2, [pc, #36]	; (80015a8 <SystemInit+0x64>)
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <SystemInit+0x64>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800158a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <SystemInit+0x64>)
 800158e:	2200      	movs	r2, #0
 8001590:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001592:	f000 f80d 	bl	80015b0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001596:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <SystemInit+0x60>)
 8001598:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800159c:	609a      	str	r2, [r3, #8]
#endif
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	e000ed00 	.word	0xe000ed00
 80015a8:	40023800 	.word	0x40023800
 80015ac:	24003010 	.word	0x24003010

080015b0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80015be:	4a36      	ldr	r2, [pc, #216]	; (8001698 <SetSysClock+0xe8>)
 80015c0:	4b35      	ldr	r3, [pc, #212]	; (8001698 <SetSysClock+0xe8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80015ca:	4b33      	ldr	r3, [pc, #204]	; (8001698 <SetSysClock+0xe8>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015d2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d103      	bne.n	80015e8 <SetSysClock+0x38>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80015e6:	d1f0      	bne.n	80015ca <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80015e8:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <SetSysClock+0xe8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d002      	beq.n	80015fa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80015f4:	2301      	movs	r3, #1
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	e001      	b.n	80015fe <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80015fa:	2300      	movs	r3, #0
 80015fc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d142      	bne.n	800168a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001604:	4a24      	ldr	r2, [pc, #144]	; (8001698 <SetSysClock+0xe8>)
 8001606:	4b24      	ldr	r3, [pc, #144]	; (8001698 <SetSysClock+0xe8>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001610:	4a22      	ldr	r2, [pc, #136]	; (800169c <SetSysClock+0xec>)
 8001612:	4b22      	ldr	r3, [pc, #136]	; (800169c <SetSysClock+0xec>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800161a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800161c:	4a1e      	ldr	r2, [pc, #120]	; (8001698 <SetSysClock+0xe8>)
 800161e:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <SetSysClock+0xe8>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001624:	4a1c      	ldr	r2, [pc, #112]	; (8001698 <SetSysClock+0xe8>)
 8001626:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <SetSysClock+0xe8>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800162e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001630:	4a19      	ldr	r2, [pc, #100]	; (8001698 <SetSysClock+0xe8>)
 8001632:	4b19      	ldr	r3, [pc, #100]	; (8001698 <SetSysClock+0xe8>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800163a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800163c:	4b16      	ldr	r3, [pc, #88]	; (8001698 <SetSysClock+0xe8>)
 800163e:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <SetSysClock+0xf0>)
 8001640:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001642:	4a15      	ldr	r2, [pc, #84]	; (8001698 <SetSysClock+0xe8>)
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <SetSysClock+0xe8>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800164c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800164e:	bf00      	nop
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <SetSysClock+0xe8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d0f9      	beq.n	8001650 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <SetSysClock+0xf4>)
 800165e:	f240 6205 	movw	r2, #1541	; 0x605
 8001662:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001664:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <SetSysClock+0xe8>)
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <SetSysClock+0xe8>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f023 0303 	bic.w	r3, r3, #3
 800166e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001670:	4a09      	ldr	r2, [pc, #36]	; (8001698 <SetSysClock+0xe8>)
 8001672:	4b09      	ldr	r3, [pc, #36]	; (8001698 <SetSysClock+0xe8>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f043 0302 	orr.w	r3, r3, #2
 800167a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800167c:	bf00      	nop
 800167e:	4b06      	ldr	r3, [pc, #24]	; (8001698 <SetSysClock+0xe8>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 030c 	and.w	r3, r3, #12
 8001686:	2b08      	cmp	r3, #8
 8001688:	d1f9      	bne.n	800167e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40023800 	.word	0x40023800
 800169c:	40007000 	.word	0x40007000
 80016a0:	07405408 	.word	0x07405408
 80016a4:	40023c00 	.word	0x40023c00

080016a8 <__libc_init_array>:
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	4e0d      	ldr	r6, [pc, #52]	; (80016e0 <__libc_init_array+0x38>)
 80016ac:	4c0d      	ldr	r4, [pc, #52]	; (80016e4 <__libc_init_array+0x3c>)
 80016ae:	1ba4      	subs	r4, r4, r6
 80016b0:	10a4      	asrs	r4, r4, #2
 80016b2:	2500      	movs	r5, #0
 80016b4:	42a5      	cmp	r5, r4
 80016b6:	d109      	bne.n	80016cc <__libc_init_array+0x24>
 80016b8:	4e0b      	ldr	r6, [pc, #44]	; (80016e8 <__libc_init_array+0x40>)
 80016ba:	4c0c      	ldr	r4, [pc, #48]	; (80016ec <__libc_init_array+0x44>)
 80016bc:	f000 f818 	bl	80016f0 <_init>
 80016c0:	1ba4      	subs	r4, r4, r6
 80016c2:	10a4      	asrs	r4, r4, #2
 80016c4:	2500      	movs	r5, #0
 80016c6:	42a5      	cmp	r5, r4
 80016c8:	d105      	bne.n	80016d6 <__libc_init_array+0x2e>
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
 80016cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016d0:	4798      	blx	r3
 80016d2:	3501      	adds	r5, #1
 80016d4:	e7ee      	b.n	80016b4 <__libc_init_array+0xc>
 80016d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016da:	4798      	blx	r3
 80016dc:	3501      	adds	r5, #1
 80016de:	e7f2      	b.n	80016c6 <__libc_init_array+0x1e>
 80016e0:	08001708 	.word	0x08001708
 80016e4:	08001708 	.word	0x08001708
 80016e8:	08001708 	.word	0x08001708
 80016ec:	0800170c 	.word	0x0800170c

080016f0 <_init>:
 80016f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016f2:	bf00      	nop
 80016f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016f6:	bc08      	pop	{r3}
 80016f8:	469e      	mov	lr, r3
 80016fa:	4770      	bx	lr

080016fc <_fini>:
 80016fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016fe:	bf00      	nop
 8001700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001702:	bc08      	pop	{r3}
 8001704:	469e      	mov	lr, r3
 8001706:	4770      	bx	lr
