RISCV WRR+2W+addr+po
"Rfe DpAddrdR Fre PodWW Wse"
Cycle=Rfe DpAddrdR Fre PodWW Wse
Relax=
Safe=Rfe Fre Wse PodWW DpAddrdR
Generator=diy7 (version 7.55)
Prefetch=1:x=F,1:y=T,2:y=F,2:x=W
Com=Rf Fr Ws
Orig=Rfe DpAddrdR Fre PodWW Wse
{
uint64_t y; uint64_t x; uint64_t 1:x8; uint64_t 1:x5;

0:x5=2; 0:x6=x;
1:x6=x; 1:x9=y;
2:x5=1; 2:x6=y; 2:x7=x;
}
 P0          | P1            | P2          ;
 sd x5,0(x6) | ld x5,0(x6)   | sd x5,0(x6) ;
             | xor x7,x5,x5  | sd x5,0(x7) ;
             | add x10,x9,x7 |             ;
             | ld x8,0(x10)  |             ;
exists (x=2 /\ 1:x5=2 /\ 1:x8=0)
