#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 26 18:08:56 2019
# Process ID: 11104
# Current directory: C:/Users/hls_proj_2/matlab/netlist
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/hls_proj_2/matlab/netlist/vivado.log
# Journal file: C:/Users/hls_proj_2/matlab/netlist\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'addb_c_addsub_v12_0_i0' to 'addb_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '00000000000000000' to '0' has been ignored for IP 'addb_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'addb_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'addb_c_addsub_v12_0_i0'
IP Repository Located at : C:/Xilinx/Vivado/2017.1/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
Adding File c:/Users/hls_proj_2/matlab/netlist/ip_catalog/addb.srcs/sources_1/ip/addb_c_addsub_v12_0_i0/addb_c_addsub_v12_0_i0.xci
Adding File C:/Users/hls_proj_2/matlab/netlist/sysgen/addb.xdc
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-5107] Inferred bus interface 'addb_s_axi' of definition 'xilinx.com:interface:aximm:1.0' (from User Repositories).
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'addb_s_axi'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'addb_aresetn' as interface 'addb_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'addb_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'addb_aresetn'.
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': One or more verilogSource files found added to the pure language VHDL file group: hdl/addb_axi_lite_interface_verilog.v,...
CRITICAL WARNING: [IP_Flow 19-625] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': One or more verilogSource files found added to the pure language VHDL file group: hdl/addb_axi_lite_interface_verilog.v,...
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hls_proj_2/matlab/netlist/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/hls_proj_2/matlab/netlist/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/hls_proj_2/matlab/netlist/ip_catalog'.)
0
Wrote  : <C:/Users/hls_proj_2/matlab/netlist/ip_catalog/addb.srcs/sources_1/bd/addb_bd/addb_bd.bd> 
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [BD 41-1753] The name 'processing_system_1_axi_periph' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
WARNING: [BD 41-1753] The name 'rst_processing_system_1_50M' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
</addb_1/addb_s_axi/reg0> is being mapped into </processing_system_1/Data> at <0x43C00000 [ 64K ]>
Wrote  : <C:/Users/hls_proj_2/matlab/netlist/ip_catalog/addb.srcs/sources_1/bd/addb_bd/addb_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 18:09:14 2019...
