Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  6 13:49:57 2025
| Host         : CS152A-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_/clk_display_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7_/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7_/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.350        0.000                      0                  404        0.140        0.000                      0                  404        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.350        0.000                      0                  404        0.140        0.000                      0                  404        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 counter_/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/incorrect_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 2.684ns (40.216%)  route 3.990ns (59.784%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDRE                                         r  counter_/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  counter_/ones_reg[1]/Q
                         net (fo=71, routed)          0.890     6.466    counter_/Q[1]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.299     6.765 r  counter_/correct2_carry_i_2/O
                         net (fo=1, routed)           0.000     6.765    player_seq_/S[0]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.012 f  player_seq_/correct2_carry/O[0]
                         net (fo=38, routed)          1.115     8.127    player_seq_/O[0]
    SLICE_X56Y38         LUT4 (Prop_lut4_I0_O)        0.325     8.452 r  player_seq_/incorrect_i_50/O
                         net (fo=1, routed)           0.843     9.296    player_seq_/incorrect_i_50_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.328     9.624 f  player_seq_/incorrect_i_25/O
                         net (fo=2, routed)           0.566    10.190    counter_/ones_reg[0]_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124    10.314 r  counter_/incorrect_i_8/O
                         net (fo=1, routed)           0.000    10.314    counter_/incorrect_i_8_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.715 r  counter_/incorrect_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.715    counter_/incorrect_reg_i_3_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.943 r  counter_/incorrect_reg_i_2/CO[2]
                         net (fo=1, routed)           0.576    11.518    player_seq_/player_input_reg[30]_0[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.313    11.831 r  player_seq_/incorrect_i_1/O
                         net (fo=1, routed)           0.000    11.831    player_seq_/incorrect_i_1_n_0
    SLICE_X60Y41         FDRE                                         r  player_seq_/incorrect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.517    14.858    player_seq_/CLK
    SLICE_X60Y41         FDRE                                         r  player_seq_/incorrect_reg/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X60Y41         FDRE (Setup_fdre_C_D)        0.081    15.181    player_seq_/incorrect_reg
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 counter_/ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/correct_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.913ns (44.043%)  route 3.701ns (55.957%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDRE                                         r  counter_/ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.419     5.576 r  counter_/ones_reg[1]/Q
                         net (fo=71, routed)          0.888     6.464    counter_/Q[1]
    SLICE_X61Y40         LUT4 (Prop_lut4_I1_O)        0.299     6.763 r  counter_/correct2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.763    player_seq_/S[1]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.343 f  player_seq_/correct2_carry/O[2]
                         net (fo=22, routed)          1.296     8.639    counter_/O[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I2_O)        0.302     8.941 r  counter_/incorrect_i_43/O
                         net (fo=2, routed)           1.096    10.037    counter_/incorrect_i_43_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.161 r  counter_/correct_i_14/O
                         net (fo=1, routed)           0.000    10.161    counter_/correct_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.694 r  counter_/correct_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.694    counter_/correct_reg_i_7_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.811 r  counter_/correct_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.811    counter_/correct_reg_i_3_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.040 r  counter_/correct_reg_i_2/CO[2]
                         net (fo=1, routed)           0.421    11.461    player_seq_/CO[0]
    SLICE_X60Y41         LUT3 (Prop_lut3_I0_O)        0.310    11.771 r  player_seq_/correct_i_1/O
                         net (fo=1, routed)           0.000    11.771    player_seq_/correct_i_1_n_0
    SLICE_X60Y41         FDRE                                         r  player_seq_/correct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.517    14.858    player_seq_/CLK
    SLICE_X60Y41         FDRE                                         r  player_seq_/correct_reg/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X60Y41         FDRE (Setup_fdre_C_D)        0.077    15.177    player_seq_/correct_reg
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         FDRE (Setup_fdre_C_R)       -0.524    14.493    player_seq_/player_input_reg[13]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         FDRE (Setup_fdre_C_R)       -0.524    14.493    player_seq_/player_input_reg[1]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         FDRE (Setup_fdre_C_R)       -0.524    14.493    player_seq_/player_input_reg[5]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X56Y39         FDRE                                         r  player_seq_/player_input_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         FDRE (Setup_fdre_C_R)       -0.524    14.493    player_seq_/player_input_reg[9]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.938ns (19.822%)  route 3.794ns (80.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.398     9.889    player_seq_/player_input0
    SLICE_X57Y38         FDRE                                         r  player_seq_/player_input_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    player_seq_/CLK
    SLICE_X57Y38         FDRE                                         r  player_seq_/player_input_reg[19]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y38         FDRE (Setup_fdre_C_R)       -0.429    14.587    player_seq_/player_input_reg[19]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.938ns (19.822%)  route 3.794ns (80.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.398     9.889    player_seq_/player_input0
    SLICE_X57Y38         FDRE                                         r  player_seq_/player_input_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    player_seq_/CLK
    SLICE_X57Y38         FDRE                                         r  player_seq_/player_input_reg[21]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y38         FDRE (Setup_fdre_C_R)       -0.429    14.587    player_seq_/player_input_reg[21]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y39         FDRE (Setup_fdre_C_R)       -0.429    14.588    player_seq_/player_input_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 counter_/ones_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.938ns (20.048%)  route 3.741ns (79.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    counter_/CLK
    SLICE_X61Y41         FDSE                                         r  counter_/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  counter_/ones_reg[0]/Q
                         net (fo=93, routed)          1.275     6.888    counter_/Q[0]
    SLICE_X63Y39         LUT3 (Prop_lut3_I1_O)        0.150     7.038 f  counter_/player_input[31]_i_4/O
                         net (fo=2, routed)           1.122     8.159    player_seq_/ones_reg[2]_0[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I1_O)        0.332     8.491 r  player_seq_/player_input[31]_i_1/O
                         net (fo=38, routed)          1.345     9.836    player_seq_/player_input0
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    player_seq_/CLK
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[17]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y39         FDRE (Setup_fdre_C_R)       -0.429    14.588    player_seq_/player_input_reg[17]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  4.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.564     1.447    inputs_/CLK
    SLICE_X55Y39         FDRE                                         r  inputs_/shift_reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inputs_/shift_reg_reg[5][1]/Q
                         net (fo=1, routed)           0.087     1.675    inputs_/shift_reg_reg[5][1]
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.720 r  inputs_/sw_debounced[5]_i_1/O
                         net (fo=1, routed)           0.000     1.720    inputs_/sw_debounced[5]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.835     1.962    inputs_/CLK
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.120     1.580    inputs_/sw_debounced_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    inputs_/CLK
    SLICE_X53Y40         FDRE                                         r  inputs_/shift_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  inputs_/shift_reg_reg[2][0]/Q
                         net (fo=2, routed)           0.099     1.688    inputs_/shift_reg_reg[2][0]
    SLICE_X52Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  inputs_/sw_debounced[2]_i_1/O
                         net (fo=1, routed)           0.000     1.733    inputs_/sw_debounced[2]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  inputs_/sw_debounced_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    inputs_/CLK
    SLICE_X52Y40         FDRE                                         r  inputs_/sw_debounced_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.120     1.581    inputs_/sw_debounced_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    inputs_/CLK
    SLICE_X61Y44         FDRE                                         r  inputs_/shift_reg_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inputs_/shift_reg_reg[15][0]/Q
                         net (fo=2, routed)           0.099     1.717    inputs_/shift_reg_reg[15][0]
    SLICE_X60Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  inputs_/sw_debounced[15]_i_1/O
                         net (fo=1, routed)           0.000     1.762    inputs_/sw_debounced[15]_i_1_n_0
    SLICE_X60Y44         FDRE                                         r  inputs_/sw_debounced_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.864     1.991    inputs_/CLK
    SLICE_X60Y44         FDRE                                         r  inputs_/sw_debounced_reg[15]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.120     1.610    inputs_/sw_debounced_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/shift_reg_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.679%)  route 0.125ns (43.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.568     1.451    inputs_/CLK
    SLICE_X56Y43         FDRE                                         r  inputs_/shift_reg_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  inputs_/shift_reg_reg[10][0]/Q
                         net (fo=2, routed)           0.125     1.740    inputs_/shift_reg_reg[10][0]
    SLICE_X55Y42         FDRE                                         r  inputs_/shift_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    inputs_/CLK
    SLICE_X55Y42         FDRE                                         r  inputs_/shift_reg_reg[10][1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.066     1.551    inputs_/shift_reg_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.564     1.447    inputs_/CLK
    SLICE_X55Y39         FDRE                                         r  inputs_/shift_reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inputs_/shift_reg_reg[7][1]/Q
                         net (fo=1, routed)           0.139     1.727    inputs_/shift_reg_reg[7][1]
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.772 r  inputs_/sw_debounced[7]_i_1/O
                         net (fo=1, routed)           0.000     1.772    inputs_/sw_debounced[7]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.835     1.962    inputs_/CLK
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[7]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.121     1.581    inputs_/sw_debounced_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_prev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.489%)  route 0.128ns (47.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    inputs_/CLK
    SLICE_X58Y43         FDRE                                         r  inputs_/sw_debounced_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inputs_/sw_debounced_reg[13]/Q
                         net (fo=3, routed)           0.128     1.746    inputs_/sw_debounced[13]
    SLICE_X58Y43         FDRE                                         r  inputs_/sw_debounced_prev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.864     1.991    inputs_/CLK
    SLICE_X58Y43         FDRE                                         r  inputs_/sw_debounced_prev_reg[13]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X58Y43         FDRE (Hold_fdre_C_D)         0.072     1.549    inputs_/sw_debounced_prev_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 player_seq_/player_input_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_seq_/player_input_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.566     1.449    player_seq_/CLK
    SLICE_X57Y38         FDRE                                         r  player_seq_/player_input_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  player_seq_/player_input_reg[21]/Q
                         net (fo=4, routed)           0.139     1.729    player_seq_/player_input[21]
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.835     1.962    player_seq_/CLK
    SLICE_X57Y39         FDRE                                         r  player_seq_/player_input_reg[17]/C
                         clock pessimism             -0.497     1.465    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.066     1.531    player_seq_/player_input_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inputs_/shift_reg_reg[12][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.567     1.450    inputs_/CLK
    SLICE_X56Y42         FDRE                                         r  inputs_/shift_reg_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  inputs_/shift_reg_reg[12][0]/Q
                         net (fo=2, routed)           0.094     1.708    inputs_/shift_reg_reg[12][0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  inputs_/sw_debounced[12]_i_1/O
                         net (fo=1, routed)           0.000     1.753    inputs_/sw_debounced[12]_i_1_n_0
    SLICE_X57Y42         FDRE                                         r  inputs_/sw_debounced_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    inputs_/CLK
    SLICE_X57Y42         FDRE                                         r  inputs_/sw_debounced_reg[12]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.091     1.554    inputs_/sw_debounced_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_prev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.564     1.447    inputs_/CLK
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  inputs_/sw_debounced_reg[7]/Q
                         net (fo=3, routed)           0.121     1.732    inputs_/sw_debounced[7]
    SLICE_X55Y39         FDRE                                         r  inputs_/sw_debounced_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.835     1.962    inputs_/CLK
    SLICE_X55Y39         FDRE                                         r  inputs_/sw_debounced_prev_reg[7]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.072     1.532    inputs_/sw_debounced_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inputs_/sw_debounced_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs_/sw_debounced_prev_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.564     1.447    inputs_/CLK
    SLICE_X54Y39         FDRE                                         r  inputs_/sw_debounced_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  inputs_/sw_debounced_reg[5]/Q
                         net (fo=3, routed)           0.127     1.738    inputs_/sw_debounced[5]
    SLICE_X55Y39         FDRE                                         r  inputs_/sw_debounced_prev_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.835     1.962    inputs_/CLK
    SLICE_X55Y39         FDRE                                         r  inputs_/sw_debounced_prev_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.070     1.530    inputs_/sw_debounced_prev_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    buzzer/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72    buzzer/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72    buzzer/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73    buzzer/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73    buzzer/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73    buzzer/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73    buzzer/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    buzzer/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    buzzer/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   inputs_/shift_reg_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   inputs_/shift_reg_reg[5][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   inputs_/shift_reg_reg[7][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y36   inputs_/shift_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    buzzer/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   clock_/clk_blink_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y38   clock_/clk_display_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   clock_/countBlink_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y35   clock_/countBlink_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    buzzer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    buzzer/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    buzzer/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    buzzer/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   clock_/countBlink_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   clock_/countBlink_reg[9]/C



