##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_UART
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.5::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.6::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.8::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.9::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_Ext_CP_Clk                | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)        | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                   | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)   | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                | Frequency: 35.99 MHz  | Target: 0.20 MHz    | 
Clock: CLOCK_PWM                     | Frequency: 64.60 MHz  | Target: 2.00 MHz    | 
Clock: CLOCK_UART                    | Frequency: 47.92 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 58.20 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz   | 
Clock: WATCHDOG_CLK                  | N/A                   | Target: 0.00 MHz    | 
Clock: WATCHDOG_CLK(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: \ADC:DSM\/dec_clock           | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                   | N/A                   | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)   | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS  CLOCK_ENCODERS  5e+006           4974880     2.5e+006         2486108     5e+006           4979889     N/A              N/A         
CLOCK_PWM       CLOCK_PWM       500000           484519      N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART      CLOCK_UART      62500            41633       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_ENCODERS  20833.3          3651        20833.3          12259       N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_UART      20833.3          9895        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK       20833.3          5931        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
BLUE_LED(0)_PAD     26207         CyBUS_CLK:R       
FTDI_ENABLE(0)_PAD  25300         CyBUS_CLK:R       
MOTOR_1A(0)_PAD     37272         CLOCK_PWM:R       
MOTOR_1A(0)_PAD     30689         CyBUS_CLK:R       
MOTOR_1B(0)_PAD     37519         CLOCK_PWM:R       
MOTOR_1B(0)_PAD     30369         CyBUS_CLK:R       
MOTOR_2A(0)_PAD     35588         CLOCK_PWM:R       
MOTOR_2A(0)_PAD     30765         CyBUS_CLK:R       
MOTOR_2B(0)_PAD     35399         CLOCK_PWM:R       
MOTOR_2B(0)_PAD     30579         CyBUS_CLK:R       
MOTOR_EN(0)_PAD     29354         CyBUS_CLK:R       
MOTOR_EN(1)_PAD     28544         CyBUS_CLK:R       
RS485_TX(0)_PAD     29393         CLOCK_UART:R      
RS_485_EN(0)_PAD    24710         CLOCK_UART:R      
Signal_1_A(0)_PAD   25928         CLOCK_ENCODERS:F  
Signal_1_B(0)_PAD   27276         CLOCK_ENCODERS:R  
USB_VDD(0)_PAD      25360         CyBUS_CLK:R       
WHITE_LED(0)_PAD    24105         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 35.99 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2486108p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8  11547  12422  2486108  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 64.60 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484519p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell21      875    875  484519  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6546   7421  484519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 47.92 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 41633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12807
-------------------------------------   ----- 
End-of-path arrival time (ps)           12807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34       875    875  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell13      6690   7565  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell13      2345   9910  41633  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2897  12807  41633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.20 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell6    1806   1806   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell4      2713   4519   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell4      2345   6864   3651  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2249   9113   3651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 5931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   5931  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   7503  13803   5931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 9895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell27   2785   3825   9895  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell27   2345   6170   9895  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell41   2311   8481   9895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell6    1806   1806   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell4      2713   4519   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell4      2345   6864   3651  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2249   9113   3651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12259p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell         1040   1040  12259  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell21   2784   3824  12259  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1


5.5::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 41633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12807
-------------------------------------   ----- 
End-of-path arrival time (ps)           12807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34       875    875  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell13      6690   7565  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell13      2345   9910  41633  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2897  12807  41633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4974880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17050
-------------------------------------   ----- 
End-of-path arrival time (ps)           17050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                           macrocell30      875    875  4974880  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell7     11570  12445  4974880  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell7      2345  14790  4974880  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2259  17050  4974880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2486108p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8  11547  12422  2486108  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1


5.8::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4979889p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15361
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515361
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell4   5710  2505710  4979889  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   9651  2515361  4979889  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1


5.9::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484519p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell21      875    875  484519  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6546   7421  484519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell6    1806   1806   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell4      2713   4519   3651  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell4      2345   6864   3651  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2249   9113   3651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 5931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   5931  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   7503  13803   5931  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 9895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell27   2785   3825   9895  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell27   2345   6170   9895  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell41   2311   8481   9895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 10888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  10888  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell53   6613   7488  10888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 10893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  10888  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell54   6609   7484  10893  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 11208p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell45   6129   7169  11208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 11553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell49    875    875  10888  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell51   5948   6823  11553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 11781p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell37   5556   6596  11781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  10888  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell52   5416   6291  12086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12259p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell         1040   1040  12259  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell21   2784   3824  12259  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12446p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17183

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell         1040   1040   9895  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell14   3697   4737  12446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  12583  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell53   4919   5794  12583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  12583  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell52   4915   5790  12586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 12605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell48    875    875  12583  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell50   4896   5771  12605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  12583  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell54   4894   5769  12608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5507/main_2
Capture Clock  : Net_5507/clock_0
Path slack     : 12949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12949  RISE       1
Net_5507/main_2                 macrocell55   4387   5427  12949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12949  RISE       1
Net_5190_0/main_0               macrocell49   3967   5007  13369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5507/main_1
Capture Clock  : Net_5507/clock_0
Path slack     : 13377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell14   1806   1806  13377  RISE       1
Net_5507/main_1                    macrocell55     3193   4999  13377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12949  RISE       1
Net_5190_1/clk_en               macrocell48   4946   5986  13378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12949  RISE       1
Net_5190_0/clk_en               macrocell49   4946   5986  13378  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 13625p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell38   3711   4751  13625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : cy_srff_3/main_2
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q      macrocell49    875    875  10888  RISE       1
cy_srff_3/main_2  macrocell56   3692   4567  13809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13904p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  12949  RISE       1
Net_5190_1/main_0               macrocell48   3433   4473  13904  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : cy_srff_3/main_1
Capture Clock  : cy_srff_3/clock_0
Path slack     : 14004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q      macrocell48    875    875  12583  RISE       1
cy_srff_3/main_1  macrocell56   3497   4372  14004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5507/q
Path End       : Net_5507/main_0
Capture Clock  : Net_5507/clock_0
Path slack     : 14046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5507/q       macrocell55    875    875  14046  RISE       1
Net_5507/main_0  macrocell55   3455   4330  14046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : Net_3018/main_2
Capture Clock  : Net_3018/clock_0
Path slack     : 14244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell10       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell10   1806   1806  14244  RISE       1
Net_3018/main_2                     macrocell31     2326   4132  14244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_3/main_0
Capture Clock  : cy_srff_3/clock_0
Path slack     : 14258p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell14   1806   1806  13377  RISE       1
cy_srff_3/main_0                   macrocell56     2312   4118  14258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 14543p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell46   2793   3833  14543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 14543p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1040   1040   9895  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell47   2793   3833  14543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3722
-------------------------------------   ---- 
End-of-path arrival time (ps)           3722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14654  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell53   2847   3722  14654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3721
-------------------------------------   ---- 
End-of-path arrival time (ps)           3721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14654  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell52   2846   3721  14655  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  14659  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell53   2842   3717  14659  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           3717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  14659  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell52   2842   3717  14660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3716
-------------------------------------   ---- 
End-of-path arrival time (ps)           3716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14654  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell54   2841   3716  14660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  14659  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell54   2839   3714  14663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49    875    875  10888  RISE       1
Net_5190_0/main_2  macrocell49   2777   3652  14724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49    875    875  10888  RISE       1
Net_5190_1/main_2  macrocell48   2776   3651  14726  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell48    875    875  12583  RISE       1
Net_5190_0/main_1  macrocell49   2588   3463  14913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3018/q
Path End       : Net_3018/main_0
Capture Clock  : Net_3018/clock_0
Path slack     : 14913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3018/q       macrocell31    875    875  14913  RISE       1
Net_3018/main_0  macrocell31   2588   3463  14913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell48    875    875  12583  RISE       1
Net_5190_1/main_1  macrocell48   2581   3456  14920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_3018/main_1
Capture Clock  : Net_3018/clock_0
Path slack     : 15024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3352
-------------------------------------   ---- 
End-of-path arrival time (ps)           3352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1040   1040  15024  RISE       1
Net_3018/main_1               macrocell31   2312   3352  15024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_3/q
Path End       : cy_srff_3/main_3
Capture Clock  : cy_srff_3/clock_0
Path slack     : 15218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_3/q       macrocell56    875    875  15218  RISE       1
cy_srff_3/main_3  macrocell56   2284   3159  15218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 16348p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Recovery time                                               0
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0       controlcell6   1806   1806   3651  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   2679   4485  16348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 41633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12807
-------------------------------------   ----- 
End-of-path arrival time (ps)           12807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell34       875    875  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell13      6690   7565  41633  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell13      2345   9910  41633  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2897  12807  41633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 46455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13085
-------------------------------------   ----- 
End-of-path arrival time (ps)           13085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_2  macrocell16   6189   7064  46455  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell16   2345   9409  46455  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    3675  13085  46455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 49345p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell44   9823  10698  49345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 49412p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11989
-------------------------------------   ----- 
End-of-path arrival time (ps)           11989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell14   3700   3700  49412  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell17      2306   6006  49412  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell17      2345   8351  49412  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell6     3638  11989  49412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 49446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell38   9722  10597  49446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 49649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11752
-------------------------------------   ----- 
End-of-path arrival time (ps)           11752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q        macrocell33     875    875  44049  RISE       1
\UART_RS485:BUART:tx_status_0\/main_0  macrocell14    6208   7083  49649  RISE       1
\UART_RS485:BUART:tx_status_0\/q       macrocell14    2345   9428  49649  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0  statusicell5   2323  11752  49649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49912p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10131
-------------------------------------   ----- 
End-of-path arrival time (ps)           10131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell40   9256  10131  49912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 50361p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell37   8807   9682  50361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50374p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9669
-------------------------------------   ---- 
End-of-path arrival time (ps)           9669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell39   8794   9669  50374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 50643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9400
-------------------------------------   ---- 
End-of-path arrival time (ps)           9400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell41   8525   9400  50643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 50778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell40   8390   9265  50778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell44   8382   9257  50786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 50793p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell37       875    875  46934  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell14   6422   7297  50793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 51042p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell42       875    875  49345  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell14   6173   7048  51042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51056p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell45   8112   8987  51056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51082p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8961
-------------------------------------   ---- 
End-of-path arrival time (ps)           8961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell44   8086   8961  51082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51105p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    700    700  44775  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell12   6295   6995  51105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51431p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell34       875    875  41633  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   5794   6669  51431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 51458p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8585
-------------------------------------   ---- 
End-of-path arrival time (ps)           8585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell33    875    875  44049  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell32   7710   8585  51458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_3925/main_0
Capture Clock  : Net_3925/clock_0
Path slack     : 51478p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell33    875    875  44049  RISE       1
Net_3925/main_0                  macrocell24   7690   8565  51478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3925/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell40   7526   8401  51642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8374
-------------------------------------   ---- 
End-of-path arrival time (ps)           8374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell46   7499   8374  51669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 51777p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell34    875    875  41633  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell36   7391   8266  51777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 51787p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34    875    875  41633  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell33   7381   8256  51787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51882p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell45   7286   8161  51882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 51887p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell37   7281   8156  51887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell43   7278   8153  51890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51917p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell46   7251   8126  51917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell39   7239   8114  51929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell33       875    875  44049  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   5291   6166  51934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51986p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50786  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell40   6577   8057  51986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51994p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50786  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell44   6569   8049  51994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52042p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   5100   5100  52042  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell32      2901   8001  52042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52115p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7928
-------------------------------------   ---- 
End-of-path arrival time (ps)           7928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50786  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell39   6448   7928  52115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50009  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell40   6441   7921  52122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_3925/main_2
Capture Clock  : Net_3925/clock_0
Path slack     : 52124p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell35    875    875  45089  RISE       1
Net_3925/main_2                  macrocell24   7044   7919  52124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3925/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52132p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50009  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell44   6431   7911  52132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 52198p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3700   3700  49779  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell34      4145   7845  52198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52223p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell46   6945   7820  52223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  50792  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell40   6054   7534  52509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52510p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50799  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell40   6053   7533  52510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52521p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  50792  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell44   6042   7522  52521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52523p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50799  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell44   6040   7520  52523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52676p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell35    875    875  45089  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell32   6492   7367  52676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52751p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell38   6417   7292  52751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell38   6235   7110  52933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34    875    875  41633  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell35   6167   7042  53001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53099p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell41   6069   6944  53099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6903
-------------------------------------   ---- 
End-of-path arrival time (ps)           6903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell38   6028   6903  53140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53225p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50009  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell39   5338   6818  53225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 53316p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33    875    875  44049  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell34   5852   6727  53316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53329p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell40   5839   6714  53329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 53364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell34    875    875  41633  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell34   5804   6679  53364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 53370p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell34    875    875  41633  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell32   5798   6673  53370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53537p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell39   5631   6506  53537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 53543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell45   5625   6500  53543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 53544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35    875    875  45089  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell34   5624   6499  53544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53549p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell37   5619   6494  53549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53559p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell43   5609   6484  53559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53605p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  50792  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell39   4958   6438  53605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50799  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell39   4953   6433  53610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell46    875    875  51748  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell44   5541   6416  53627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 53738p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell38       875    875  48898  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell14   3477   4352  53738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell46   5427   6302  53741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53746p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell41   5422   6297  53746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53762p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell46   5406   6281  53762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53882p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell44   5286   6161  53882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_3925/main_1
Capture Clock  : Net_3925/clock_0
Path slack     : 53931p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell34    875    875  41633  RISE       1
Net_3925/main_1                  macrocell24   5237   6112  53931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3925/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    700    700  44775  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell34      5282   5982  54061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54076p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50009  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell46   4487   5967  54076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50009  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell38   4407   5887  54156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54265p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    700    700  54265  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell32      5078   5778  54265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 54331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell42    875    875  49345  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell41   4837   5712  54331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50786  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell38   4039   5519  54524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54535p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  50792  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell38   4028   5508  54535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50799  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell38   4023   5503  54540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54546p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell46    875    875  51748  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell37   4622   5497  54546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54687p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    700    700  44775  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell36      4656   5356  54687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell36    875    875  54756  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell32   4412   5287  54756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    700    700  54265  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell35      4397   5097  54946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55015p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell37   4153   5028  55015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 55028p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell45   4140   5015  55028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell39   4139   5014  55029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55167p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33    875    875  44049  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell35   4001   4876  55167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55168p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell33    875    875  44049  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell36   4000   4875  55168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55230p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    700    700  44775  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell35      4113   4813  55230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  50786  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell46   3113   4593  55450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55458p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  50792  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell46   3105   4585  55458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55464p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell46    875    875  51748  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell38   3704   4579  55464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50799  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell46   3096   4576  55467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55500p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    700    700  54265  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell33      3843   4543  55500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55569p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell39   3599   4474  55569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55572p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell43   3596   4471  55572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55597p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell43   3571   4446  55597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    700    700  44775  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell33      3724   4424  55619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell36    875    875  54756  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell34   3483   4358  55685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55696p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell38    875    875  48898  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell38   3472   4347  55696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 55716p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell45   3452   4327  55716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell33    875    875  44049  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell33   3436   4311  55732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell37    875    875  46934  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell37   3436   4311  55732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 55896p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1350
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell39       875    875  50736  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell14   4379   5254  55896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35    875    875  45089  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell35   3236   4111  55932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell35    875    875  45089  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell36   3217   4092  55951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55955p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell35    875    875  45089  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell33   3213   4088  55955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56237p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1480   1480  56237  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell42   2326   3806  56237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1480   1480  56249  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell42   2314   3794  56249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1480   1480  56251  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell42   2312   3792  56251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 56252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell44   2916   3791  56252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 56255p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell40    875    875  45998  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell40   2913   3788  56255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56371p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell46    875    875  51748  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell46   2797   3672  56371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56389p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell32    875    875  56389  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell32   2779   3654  56389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56576p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell36    875    875  54756  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell33   2592   3467  56576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell36    875    875  54756  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell35   2584   3459  56584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 56851p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell41    875    875  47198  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell41   2317   3192  56851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell45     875    875  57626  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell6   2900   3775  57626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58227p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell44     875    875  58227  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell6   2299   3174  58227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 484519p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell21      875    875  484519  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6546   7421  484519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2700   2700  486955  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2285   4985  486955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3086/main_0
Capture Clock  : Net_3086/clock_0
Path slack     : 490133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell21    875    875  484519  RISE       1
Net_3086/main_0                       macrocell22   6535   7410  490133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3474/main_0
Capture Clock  : Net_3474/clock_0
Path slack     : 490133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell21    875    875  484519  RISE       1
Net_3474/main_0                       macrocell23   6535   7410  490133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3474/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3086/main_2
Capture Clock  : Net_3086/clock_0
Path slack     : 491273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   3980   3980  491273  RISE       1
Net_3086/main_2                            macrocell22     2290   6270  491273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_3086/main_1
Capture Clock  : Net_3086/clock_0
Path slack     : 491710p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   3540   3540  491710  RISE       1
Net_3086/main_1                            macrocell22     2293   5833  491710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_3474/main_1
Capture Clock  : Net_3474/clock_0
Path slack     : 491726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   3520   3520  491726  RISE       1
Net_3474/main_1                            macrocell23     2297   5817  491726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3474/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1806   1806  492099  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell21    3638   5444  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2486108p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8  11547  12422  2486108  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 2486108p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell3  11547  12422  2486108  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell3        0  2500000  FALL       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2486108p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell8  11547  12422  2486108  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2486185p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell6  11470  12345  2486185  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2486735p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell7  10920  11795  2486735  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2487375p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11155
-------------------------------------   ----- 
End-of-path arrival time (ps)           11155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell15  10280  11155  2487375  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2487407p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en  controlcell16  10248  11123  2487407  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  2500000  FALL       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_4:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:StsReg\/clock
Path slack     : 2487407p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_4:bSR:StsReg\/clk_en  statusicell7  10248  11123  2487407  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2487407p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell17  10248  11123  2487407  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2487581p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10949
-------------------------------------   ----- 
End-of-path arrival time (ps)           10949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell2  10074  10949  2487581  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell2       0  2500000  FALL       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2487926p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell16   9729  10604  2487926  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2488131p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell3   9524  10399  2488131  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell3       0  2500000  FALL       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2488850p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   8805   9680  2488850  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 2489400p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell1   8255   9130  2489400  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell1        0  2500000  FALL       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2489400p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell4   8255   9130  2489400  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489792p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9   7863   8738  2489792  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2489793p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell9   7862   8737  2489793  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell9        0  2500000  FALL       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2489793p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell10   7862   8737  2489793  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 2490933p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell4   6722   7597  2490933  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2490933p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7597
-------------------------------------   ---- 
End-of-path arrival time (ps)           7597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell11   6722   7597  2490933  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2491499p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clk_en  controlcell18   6156   7031  2491499  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clock                 controlcell18       0  2500000  FALL       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2491499p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell21   6156   7031  2491499  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2491499p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell22   6156   7031  2491499  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell22      0  2500000  FALL       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_6:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_6:bSR:StsReg\/clock
Path slack     : 2492606p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_6:bSR:StsReg\/clk_en  statusicell9   5049   5924  2492606  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:StsReg\/clock                          statusicell9        0  2500000  FALL       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2492606p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell23   5049   5924  2492606  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell23      0  2500000  FALL       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2492648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                   macrocell30      875    875  2486108  RISE       1
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clk_en  controlcell17   5007   5882  2492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clock                 controlcell17       0  2500000  FALL       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_5:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_5:bSR:StsReg\/clock
Path slack     : 2492648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4970/q                          macrocell30     875    875  2486108  RISE       1
\SHIFTREG_ENC_5:bSR:StsReg\/clk_en  statusicell8   5007   5882  2492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:StsReg\/clock                          statusicell8        0  2500000  FALL       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2492648p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell20   5007   5882  2492648  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell20      0  2500000  FALL       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : Net_3710/main_1
Capture Clock  : Net_3710/clock_0
Path slack     : 2493369p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell28    875    875  2493369  RISE       1
Net_3710/main_1                         macrocell25   3299   4174  2493369  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2493533p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell18   4122   4997  2493533  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell18      0  2500000  FALL       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2493534p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_4970/q                                       macrocell30       875    875  2486108  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell19   4121   4996  2493534  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell19      0  2500000  FALL       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : Net_3710/main_0
Capture Clock  : Net_3710/clock_0
Path slack     : 2493900p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3643
-------------------------------------   ---- 
End-of-path arrival time (ps)           3643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell26    875    875  2493900  RISE       1
Net_3710/main_0                            macrocell25   2768   3643  2493900  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4974880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17050
-------------------------------------   ----- 
End-of-path arrival time (ps)           17050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_4970/q                                           macrocell30      875    875  4974880  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell7     11570  12445  4974880  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell7      2345  14790  4974880  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2259  17050  4974880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4979889p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15361
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515361
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell4   5710  2505710  4979889  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   9651  2515361  4979889  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4980985p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         17715
-------------------------------------   ------- 
End-of-path arrival time (ps)           2517715
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell11  16840  2517715  4980985  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 4981194p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         17707
-------------------------------------   ------- 
End-of-path arrival time (ps)           2517707
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell4  16832  2517707  4981194  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4981280p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         13970
-------------------------------------   ------- 
End-of-path arrival time (ps)           2513970
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell20      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell20   5710  2505710  4981280  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell15   8260  2513970  4981280  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4982068p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         16632
-------------------------------------   ------- 
End-of-path arrival time (ps)           2516632
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell20  15757  2516632  4982068  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell20      0  2500000  FALL       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_5:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_5:bSR:StsReg\/clock
Path slack     : 4982277p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         16624
-------------------------------------   ------- 
End-of-path arrival time (ps)           2516624
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_5:bSR:StsReg\/status_1  statusicell8  15749  2516624  4982277  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:StsReg\/clock                          statusicell8        0  2500000  FALL       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4982780p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         12470
-------------------------------------   ------- 
End-of-path arrival time (ps)           2512470
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell11   5710  2505710  4982780  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6    6760  2512470  4982780  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4983152p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15548
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515548
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell19  14673  2515548  4983152  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell19      0  2500000  FALL       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4983154p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15546
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515546
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell18  14671  2515546  4983154  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell18      0  2500000  FALL       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4984238p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         14462
-------------------------------------   ------- 
End-of-path arrival time (ps)           2514462
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell23  13587  2514462  4984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell23      0  2500000  FALL       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4970/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 4984286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4970/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_4970/q                                      macrocell30    875    875  4974880  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell29  12382  13257  4984286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell29         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_6:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_6:bSR:StsReg\/clock
Path slack     : 4984448p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         14453
-------------------------------------   ------- 
End-of-path arrival time (ps)           2514453
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_6:bSR:StsReg\/status_1  statusicell9  13578  2514453  4984448  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:StsReg\/clock                          statusicell9        0  2500000  FALL       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4984792p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10458
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510458
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell17   5710  2505710  4984792  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell2    4748  2510458  4984792  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell2       0  2500000  FALL       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4985324p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         13376
-------------------------------------   ------- 
End-of-path arrival time (ps)           2513376
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell21  12501  2513376  4985324  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4985865p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         12835
-------------------------------------   ------- 
End-of-path arrival time (ps)           2512835
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell22  11960  2512835  4985865  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell22      0  2500000  FALL       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4986310p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8940
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508940
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell23      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell23   5710  2505710  4986310  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell18   3230  2508940  4986310  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell18      0  2500000  FALL       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4986864p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12037
-------------------------------------   ----- 
End-of-path arrival time (ps)           12037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981552  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell6      3286   6826  4986864  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell6      2345   9171  4986864  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2866  12037  4986864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4988115p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4988115  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell5      2685   6205  4988115  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell5      2345   8550  4988115  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell2    2236  10786  4988115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4988454p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7136
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507136
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988454  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell4   5330  2507136  4988454  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4989157p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6433
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506433
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1806  2501806  4989157  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell6   4627  2506433  4989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4989371p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6219
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506219
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988454  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell3   4413  2506219  4989371  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell3       0  2500000  FALL       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4989719p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5871
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505871
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1806  2501806  4989157  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell7   4065  2505871  4989719  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4989919p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5671
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505671
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4988454  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell2   3865  2505671  4989919  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell2       0  2500000  FALL       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4989977p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8723
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508723
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell17   7848  2508723  4989977  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990062p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5528
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505528
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clock                 controlcell18       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell18    1806  2501806  4990062  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell23   3722  2505528  4990062  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell23      0  2500000  FALL       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_4:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_4:bSR:StsReg\/clock
Path slack     : 4990159p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8742
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508742
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_4:bSR:StsReg\/status_1  statusicell7   7867  2508742  4990159  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990181p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5409
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505409
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell9        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1806  2501806  4990181  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell11   3603  2505409  4990181  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990402p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5188
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505188
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1806  2501806  4990402  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell15   3382  2505188  4990402  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990406p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5184
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505184
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1806  2501806  4990402  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell16   3378  2505184  4990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990409p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5181
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505181
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clock                 controlcell17       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell17    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell18   3375  2505181  4990409  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell18      0  2500000  FALL       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990411p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5179
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505179
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clock                 controlcell17       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell17    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell19   3373  2505179  4990411  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell19      0  2500000  FALL       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990455p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8245
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508245
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell10   7370  2508245  4990455  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990459p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8241
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508241
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell9   7366  2508241  4990459  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4990696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981552  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell26     3307   6847  4990696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell26         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990979p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4611
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504611
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clock                 controlcell18       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell18    1806  2501806  4990062  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell22   2805  2504611  4990979  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell22      0  2500000  FALL       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990984p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4606
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504606
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/clock                 controlcell18       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:SyncCtl:CtrlReg\/control_0      controlcell18    1806  2501806  4990062  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell21   2800  2504606  4990984  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4991085p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4505
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504505
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell9        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1806  2501806  4990181  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell10   2699  2504505  4991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4991094p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4496
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504496
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell9        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell9    1806  2501806  4990181  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell9   2690  2504496  4991094  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 4991315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4988115  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell28     2708   6228  4991315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell28         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991484p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4106
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504106
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/clock                 controlcell17       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:SyncCtl:CtrlReg\/control_0      controlcell17    1806  2501806  4990409  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell20   2300  2504106  4991484  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell20      0  2500000  FALL       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991492p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4098
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504098
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell16       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell16    1806  2501806  4990402  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell17   2292  2504098  4991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991553p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4037
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504037
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell8        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell8    1806  2501806  4989157  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell8   2231  2504037  4991553  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4991931p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6769
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506769
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell15   5894  2506769  4991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4991932p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6768
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506768
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25       875  2500875  4980985  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell16   5893  2506768  4991932  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4992241p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2700   2700  4992241  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    3960   6660  4992241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4993027p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5673
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505673
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell4   4798  2505673  4993027  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 4993223p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5678
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505678
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell1   4803  2505678  4993223  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell1        0  2500000  FALL       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4993561p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5139
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505139
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell8   4264  2505139  4993561  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 4993767p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5134
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505134
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
Net_3710/q                            macrocell25     875  2500875  4980985  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell3   4259  2505134  4993767  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell3        0  2500000  FALL       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4994118p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4582
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504582
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell2   3707  2504582  4994118  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell2       0  2500000  FALL       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994119p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4581
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504581
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell3   3706  2504581  4994119  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell3       0  2500000  FALL       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell2       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell2   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell3      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell3       0  2500000  FALL       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell3       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell3   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell4      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell4       0  2500000  FALL       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell6   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell7      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell7   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell8      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell9    1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell10      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell10   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell11      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell15   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell16      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell16   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell17      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell18      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell18   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell19      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell19      0  2500000  FALL       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell19      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell19   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell20      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_5:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell20      0  2500000  FALL       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell21      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell21   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell22      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell22      0  2500000  FALL       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell22      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell22   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell23      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_6:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell23      0  2500000  FALL       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4995210p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          3490
-------------------------------------   ------- 
End-of-path arrival time (ps)           2503490
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell6   2615  2503490  4995210  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3710/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4995211p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          3489
-------------------------------------   ------- 
End-of-path arrival time (ps)           2503489
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
Net_3710/clock_0                                           macrocell25         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
Net_3710/q                                        macrocell25      875  2500875  4980985  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell7   2614  2503489  4995211  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

