{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716644018392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716644018407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 19:03:38 2024 " "Processing started: Sat May 25 19:03:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716644018407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644018407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rx_Lane -c Rx_Lane " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rx_Lane -c Rx_Lane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644018407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716644020572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716644020572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_lane.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_lane.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Lane " "Found entity 1: Rx_Lane" {  } { { "Rx_Lane.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644036713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644036713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deserialiser.v(10) " "Verilog HDL information at deserialiser.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "deserialiser.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/deserialiser.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644036717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file deserialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 deserialiser " "Found entity 1: deserialiser" {  } { { "deserialiser.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/deserialiser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644036717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644036717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "descrambler.v(61) " "Verilog HDL information at descrambler.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "descrambler.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/descrambler.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644036723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file descrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 descrambler " "Found entity 1: descrambler" {  } { { "descrambler.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/descrambler.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644036723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644036723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode_10_to_8.v(502) " "Verilog HDL information at decode_10_to_8.v(502): always construct contains both blocking and non-blocking assignments" {  } { { "decode_10_to_8.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v" 502 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644036725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_10_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_10_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_10_to_8 " "Found entity 1: decode_10_to_8" {  } { { "decode_10_to_8.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644036725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644036725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rx_Lane " "Elaborating entity \"Rx_Lane\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716644036822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deserialiser deserialiser:u1 " "Elaborating entity \"deserialiser\" for hierarchy \"deserialiser:u1\"" {  } { { "Rx_Lane.v" "u1" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716644036930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_10_to_8 decode_10_to_8:u2 " "Elaborating entity \"decode_10_to_8\" for hierarchy \"decode_10_to_8:u2\"" {  } { { "Rx_Lane.v" "u2" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716644036962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descrambler descrambler:u3 " "Elaborating entity \"descrambler\" for hierarchy \"descrambler:u3\"" {  } { { "Rx_Lane.v" "u3" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716644037023 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "decode_10_to_8:u2\|Ram0 " "RAM logic \"decode_10_to_8:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "decode_10_to_8.v" "Ram0" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v" 185 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716644037651 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716644037651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716644038232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/output_files/Rx_Lane.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/output_files/Rx_Lane.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644038622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716644038883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716644038883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716644039040 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716644039040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716644039040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716644039040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716644039061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 19:03:59 2024 " "Processing ended: Sat May 25 19:03:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716644039061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716644039061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716644039061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644039061 ""}
