--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X7Y31.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.732ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      9.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.Y        Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X6Y27.G2       net (fanout=2)        3.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y27.X        Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X7Y26.G3       net (fanout=1)        0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X7Y26.X        Tif5x                 0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X7Y31.F1       net (fanout=1)        0.720   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X7Y31.CLK      Tfck                  0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (3.986ns logic, 5.746ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y13.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.747ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.Y        Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y13.BY      net (fanout=2)        1.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y13.CLK     Tdick                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.739ns logic, 3.008ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y2.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.245ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      3.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.813   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.CLK      Tgck                  0.727   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.432ns logic, 1.813ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X23Y2.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.484ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.CLK      Tckg        (-Th)    -0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (1.034ns logic, 1.450ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X22Y13.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.661ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.Y        Tilo                  0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y13.BY      net (fanout=2)        0.956   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y13.CLK     Tckdi       (-Th)    -0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.255ns logic, 2.406ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X7Y31.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      7.673ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.673ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X23Y2.G2       net (fanout=1)        1.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X23Y2.Y        Tilo                  0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X6Y27.G2       net (fanout=2)        2.510   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y27.X        Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X7Y26.G3       net (fanout=1)        0.060   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X7Y26.X        Tif5x                 0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X7Y31.F1       net (fanout=1)        0.576   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X7Y31.CLK      Tckf        (-Th)    -0.466   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.077ns logic, 4.596ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X13Y16.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.390ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.390ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X16Y29.G2      net (fanout=5)        1.512   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X16Y29.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X12Y22.G2      net (fanout=10)       1.816   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X12Y22.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y16.CLK     net (fanout=4)        0.972   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.390ns (2.090ns logic, 4.300ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.110ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.110ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X16Y29.G4      net (fanout=5)        1.277   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X16Y29.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X12Y22.G2      net (fanout=10)       1.816   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X12Y22.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y16.CLK     net (fanout=4)        0.972   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (2.045ns logic, 4.065ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.694ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.694ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.YQ      Tcko                  0.580   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X16Y29.G3      net (fanout=5)        0.912   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X16Y29.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X12Y22.G2      net (fanout=10)       1.816   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X12Y22.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X13Y16.CLK     net (fanout=4)        0.972   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (1.994ns logic, 3.700ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.853ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y30.BY      net (fanout=7)        0.791   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y30.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (1.062ns logic, 0.791ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y30.BY      net (fanout=7)        0.633   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y30.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.714ns logic, 0.633ns route)
                                                       (53.0% logic, 47.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1356307 paths analyzed, 2317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.834ns.
--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_16 (SLICE_X23Y18.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.739ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_16
    -------------------------------------------------  ---------------------------
    Total                                     19.739ns (13.744ns logic, 5.995ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.735ns (Levels of Logic = 20)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P7    Tmult                 4.344   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y5.G3       net (fanout=1)        1.291   mk_strobe_instance/_mult0000<7>
    SLICE_X19Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<6>
                                                       mk_strobe_instance/Msub__sub0000_lut<7>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_16
    -------------------------------------------------  ---------------------------
    Total                                     19.735ns (13.729ns logic, 6.006ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_1 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.605ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_1 to mk_strobe_instance/r_cnt_cont_strobe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_1
    SLICE_X15Y2.G2       net (fanout=4)        0.463   fpga_spi_instance/FPGA_STRBCOUNT<1>
    SLICE_X15Y2.COUT     Topcyg                1.178   mk_strobe_instance/mult0000_addsub0001<0>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<1>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_16
    -------------------------------------------------  ---------------------------
    Total                                     19.605ns (13.682ns logic, 5.923ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_17 (SLICE_X23Y18.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_17 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.739ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_17
    -------------------------------------------------  ---------------------------
    Total                                     19.739ns (13.744ns logic, 5.995ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_17 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.735ns (Levels of Logic = 20)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P7    Tmult                 4.344   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y5.G3       net (fanout=1)        1.291   mk_strobe_instance/_mult0000<7>
    SLICE_X19Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<6>
                                                       mk_strobe_instance/Msub__sub0000_lut<7>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_17
    -------------------------------------------------  ---------------------------
    Total                                     19.735ns (13.729ns logic, 6.006ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_1 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_17 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.605ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_1 to mk_strobe_instance/r_cnt_cont_strobe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_1
    SLICE_X15Y2.G2       net (fanout=4)        0.463   fpga_spi_instance/FPGA_STRBCOUNT<1>
    SLICE_X15Y2.COUT     Topcyg                1.178   mk_strobe_instance/mult0000_addsub0001<0>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<1>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y18.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y18.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<16>
                                                       mk_strobe_instance/r_cnt_cont_strobe_17
    -------------------------------------------------  ---------------------------
    Total                                     19.605ns (13.682ns logic, 5.923ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_18 (SLICE_X23Y19.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.739ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y19.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y19.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.739ns (13.744ns logic, 5.995ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.735ns (Levels of Logic = 20)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X15Y2.F1       net (fanout=4)        0.535   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X15Y2.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P7    Tmult                 4.344   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y5.G3       net (fanout=1)        1.291   mk_strobe_instance/_mult0000<7>
    SLICE_X19Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<6>
                                                       mk_strobe_instance/Msub__sub0000_lut<7>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<7>
    SLICE_X19Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<8>
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X19Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y19.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y19.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.735ns (13.729ns logic, 6.006ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_1 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.605ns (Levels of Logic = 18)
  Clock Path Skew:      -0.095ns (0.460 - 0.555)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_1 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_1
    SLICE_X15Y2.G2       net (fanout=4)        0.463   fpga_spi_instance/FPGA_STRBCOUNT<1>
    SLICE_X15Y2.COUT     Topcyg                1.178   mk_strobe_instance/mult0000_addsub0001<0>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<1>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X15Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X15Y4.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X15Y5.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<7>
    MULT18X18_X0Y1.A7    net (fanout=1)        1.171   mk_strobe_instance/mult0000_addsub0001<7>
    MULT18X18_X0Y1.P10   Tmult                 4.602   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X19Y7.F2       net (fanout=1)        1.280   mk_strobe_instance/_mult0000<10>
    SLICE_X19Y7.COUT     Topcyf                1.195   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_lut<10>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X19Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X19Y9.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X19Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X19Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X19Y12.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X19Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X19Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X19Y15.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_xor<27>
    SLICE_X21Y19.G1      net (fanout=1)        1.112   mk_strobe_instance/_sub0000<27>
    SLICE_X21Y19.COUT    Topcyg                1.178   ilx_instance/adc_start_instant/d_i_ff3
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<13>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X21Y20.COUT    Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X21Y21.XB      Tcinxb                0.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.G4      net (fanout=2)        0.744   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X22Y19.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X23Y19.SR      net (fanout=14)       1.153   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X23Y19.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.605ns (13.682ns logic, 5.923ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X18Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.289 - 0.245)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.473   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    SLICE_X18Y18.BX      net (fanout=2)        0.403   U_ila_pro_0/U0/iTRIG_IN<3>
    SLICE_X18Y18.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.327ns logic, 0.403ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X18Y18.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.289 - 0.245)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.YQ      Tcko                  0.464   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    SLICE_X18Y18.BY      net (fanout=2)        0.395   U_ila_pro_0/U0/iTRIG_IN<2>
    SLICE_X18Y18.CLK     Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.338ns logic, 0.395ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X10Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.098 - 0.060)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.541   U_ila_pro_0/U0/iTRIG_IN<13>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ
    SLICE_X10Y9.BY       net (fanout=2)        0.337   U_ila_pro_0/U0/iTRIG_IN<12>
    SLICE_X10Y9.CLK      Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.415ns logic, 0.337ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0/SR
  Location pin: SLICE_X2Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0/SR
  Location pin: SLICE_X2Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: data_count<0>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1/SR
  Location pin: SLICE_X2Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     79.336ns|            0|            0|            0|      1356307|
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|     19.834ns|          N/A|            0|            0|      1356307|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   19.834|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1356322 paths, 0 nets, and 4109 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.853ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 22 02:40:20 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



