/// Auto-generated register definitions for DAC
/// Device: STM32F103xx
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f1::stm32f103xx::dac {

// ============================================================================
// DAC - Digital to analog converter
// Base Address: 0x40007400
// ============================================================================

/// DAC Register Structure
struct DAC_Registers {

    /// Control register (DAC_CR)
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR;

    /// DAC software trigger register
          (DAC_SWTRIGR)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t SWTRIGR;

    /// DAC channel1 12-bit right-aligned data
          holding register(DAC_DHR12R1)
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12R1;

    /// DAC channel1 12-bit left aligned data
          holding register (DAC_DHR12L1)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12L1;

    /// DAC channel1 8-bit right aligned data
          holding register (DAC_DHR8R1)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR8R1;

    /// DAC channel2 12-bit right aligned data
          holding register (DAC_DHR12R2)
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12R2;

    /// DAC channel2 12-bit left aligned data
          holding register (DAC_DHR12L2)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12L2;

    /// DAC channel2 8-bit right-aligned data
          holding register (DAC_DHR8R2)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR8R2;

    /// Dual DAC 12-bit right-aligned data holding
          register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12
          Reserved
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12RD;

    /// DUAL DAC 12-bit left aligned data holding
          register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0
          Reserved
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR12LD;

    /// DUAL DAC 8-bit right aligned data holding
          register (DAC_DHR8RD), Bits 31:16 Reserved
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DHR8RD;

    /// DAC channel1 data output register
          (DAC_DOR1)
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DOR1;

    /// DAC channel2 data output register
          (DAC_DOR2)
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DOR2;
};

static_assert(sizeof(DAC_Registers) >= 52, "DAC_Registers size mismatch");

/// DAC peripheral instance
inline DAC_Registers* DAC() {
    return reinterpret_cast<DAC_Registers*>(0x40007400);
}

}  // namespace alloy::hal::st::stm32f1::stm32f103xx::dac
