--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM.twx RAM.ncd -o RAM.twr RAM.pcf

Design file:              RAM.ncd
Physical constraint file: RAM.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Wadr<0>     |    2.362(R)|    1.234(R)|clk_BUFGP         |   0.000|
Wadr<1>     |    2.175(R)|    1.440(R)|clk_BUFGP         |   0.000|
Wadr<2>     |    1.906(R)|    1.318(R)|clk_BUFGP         |   0.000|
Wadr<3>     |    1.609(R)|    1.430(R)|clk_BUFGP         |   0.000|
Wadr<4>     |    2.445(R)|    0.712(R)|clk_BUFGP         |   0.000|
Wadr<5>     |    3.175(R)|    0.485(R)|clk_BUFGP         |   0.000|
Wadr<6>     |    3.178(R)|    0.229(R)|clk_BUFGP         |   0.000|
wEN         |    2.570(R)|    0.254(R)|clk_BUFGP         |   0.000|
write<0>    |    0.676(R)|    1.582(R)|clk_BUFGP         |   0.000|
write<1>    |    1.085(R)|    1.046(R)|clk_BUFGP         |   0.000|
write<2>    |    1.336(R)|    1.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out1<0>     |    9.494(R)|clk_BUFGP         |   0.000|
out1<1>     |    9.420(R)|clk_BUFGP         |   0.000|
out1<2>     |    9.429(R)|clk_BUFGP         |   0.000|
out2<0>     |    9.769(R)|clk_BUFGP         |   0.000|
out2<1>     |    9.982(R)|clk_BUFGP         |   0.000|
out2<2>     |   10.130(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Radr1<0>       |out1<0>        |    8.265|
Radr1<0>       |out1<1>        |    8.178|
Radr1<0>       |out1<2>        |    8.443|
Radr1<1>       |out1<0>        |    8.473|
Radr1<1>       |out1<1>        |    8.399|
Radr1<1>       |out1<2>        |    8.524|
Radr1<2>       |out1<0>        |    8.398|
Radr1<2>       |out1<1>        |    8.324|
Radr1<2>       |out1<2>        |    8.238|
Radr1<3>       |out1<0>        |    8.046|
Radr1<3>       |out1<1>        |    8.079|
Radr1<3>       |out1<2>        |    8.324|
Radr1<4>       |out1<0>        |    6.339|
Radr1<4>       |out1<1>        |    6.521|
Radr1<4>       |out1<2>        |    6.822|
Radr1<5>       |out1<0>        |    5.900|
Radr1<5>       |out1<1>        |    6.074|
Radr1<5>       |out1<2>        |    6.314|
Radr1<6>       |out1<0>        |    5.632|
Radr1<6>       |out1<1>        |    5.836|
Radr1<6>       |out1<2>        |    6.068|
Radr2<0>       |out2<0>        |    8.510|
Radr2<0>       |out2<1>        |    8.802|
Radr2<0>       |out2<2>        |    8.923|
Radr2<1>       |out2<0>        |    8.524|
Radr2<1>       |out2<1>        |    8.780|
Radr2<1>       |out2<2>        |    8.889|
Radr2<2>       |out2<0>        |    8.537|
Radr2<2>       |out2<1>        |    8.461|
Radr2<2>       |out2<2>        |    8.581|
Radr2<3>       |out2<0>        |    9.412|
Radr2<3>       |out2<1>        |    8.462|
Radr2<3>       |out2<2>        |    8.664|
Radr2<4>       |out2<0>        |    7.012|
Radr2<4>       |out2<1>        |    6.812|
Radr2<4>       |out2<2>        |    7.087|
Radr2<5>       |out2<0>        |    6.923|
Radr2<5>       |out2<1>        |    6.369|
Radr2<5>       |out2<2>        |    6.874|
Radr2<6>       |out2<0>        |    6.121|
Radr2<6>       |out2<1>        |    6.395|
Radr2<6>       |out2<2>        |    6.890|
---------------+---------------+---------+


Analysis completed Wed Nov 18 15:55:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



