#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 28 22:15:23 2024
# Process ID: 19244
# Current directory: C:/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1
# Command line: vivado.exe -log design_1_top_mlp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mlp_0_0.tcl
# Log file: C:/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.vds
# Journal file: C:/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_mlp_0_0.tcl -notrace
Command: synth_design -top design_1_top_mlp_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_mlp_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28344 
WARNING: [Synth 8-2292] literal value truncated to fit in 33 bits [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v:112]
WARNING: [Synth 8-2292] literal value truncated to fit in 33 bits [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v:125]
WARNING: [Synth 8-2292] literal value truncated to fit in 33 bits [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in top_mlp with formal parameter declaration list [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 720.066 ; gain = 185.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_mlp_0_0' [c:/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_mlp' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter FP_BW bound to: 32 - type: integer 
	Parameter INT_BW bound to: 8 - type: integer 
	Parameter X_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter X_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter W_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter W_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
	Parameter RBAW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_top' [C:/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v:3]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter FP_BW bound to: 32 - type: integer 
	Parameter INT_BW bound to: 8 - type: integer 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter X_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter X_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter W_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter W_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'x_buffer' [C:/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v:1]
	Parameter IAW bound to: 14 - type: integer 
	Parameter IDW bound to: 8 - type: integer 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter NAME bound to: imgrom10out.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/imgrom10out.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v:25]
INFO: [Synth 8-6155] done synthesizing module 'x_buffer' (1#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/x_buffer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mlp_inputScale' [C:/streamline/dsd_mlp.srcs/sources_1/new/mlp_inputScale.v:1]
	Parameter SCALE bound to: 16'b1000000000000000 
	Parameter HALF bound to: 16'b1000000000000000 
	Parameter MAX_VALUE bound to: 8'b11111111 
	Parameter MIN_VALUE bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'mlp_inputScale' (2#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/mlp_inputScale.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_LAYER1' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v:1]
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter X_WIDTH bound to: 8 - type: integer 
	Parameter COEFF bound to: 17'b00000000000100101 
INFO: [Synth 8-6157] synthesizing module 'w_buffer_full' [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:1]
	Parameter COL_NUM bound to: 128 - type: integer 
	Parameter ROW_NUM bound to: 784 - type: integer 
	Parameter LAYER bound to: 1 - type: string 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter ADR_w_buffer bound to: 10 - type: integer 
	Parameter DEPTH_w_buffer bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_000.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_001.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_002.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_003.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_004.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_005.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_006.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_007.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_008.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_009.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_010.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_011.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_012.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_013.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_014.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_015.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_016.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_017.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_018.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_019.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_020.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_021.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_022.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_023.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_024.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_025.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_026.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_027.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_028.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_029.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_030.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_031.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_032.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_033.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_034.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_035.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_036.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_037.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_038.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_039.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_040.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_041.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_042.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_043.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_044.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_045.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_046.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_047.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_048.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_049.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_050.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_051.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_052.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_053.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_054.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_055.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_056.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_057.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_058.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_059.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_060.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_061.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_062.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_063.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_064.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_065.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_066.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_067.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_068.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_069.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_070.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_071.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_072.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_073.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_074.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_075.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_076.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_077.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_078.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_079.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_080.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_081.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_082.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_083.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_084.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_085.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_086.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_087.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_088.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_089.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_090.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_091.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_092.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_093.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_094.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_095.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_096.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_097.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Synth 8-3876] $readmem data file 'C:/streamline/dsd_mlp.srcs/sources_1/data/MACWEIGHT_1_098.txt' is read successfully [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:29]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'w_buffer_full' (3#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:1]
INFO: [Synth 8-6157] synthesizing module 'streamline_operator_1' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:17]
INFO: [Synth 8-6157] synthesizing module 'streamline_acc_1' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'streamline_acc_1' (4#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'streamline_mac' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:1]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:26]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:27]
INFO: [Synth 8-6155] done synthesizing module 'streamline_mac' (5#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:1]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
WARNING: [Synth 8-7023] instance 'MAC_ELEMENT' of module 'streamline_mac' has 9 connections declared, but only 7 given [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:71]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'streamline_operator_1' (6#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_1.v:17]
INFO: [Synth 8-6157] synthesizing module 'local_control_layer1' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'local_control_layer1' (7#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_LAYER1' (8#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_LAYER2' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer2.v:1]
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter COEFF bound to: 17'b00000000011011100 
INFO: [Synth 8-6157] synthesizing module 'local_control_layer2' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:81]
INFO: [Synth 8-6155] done synthesizing module 'local_control_layer2' (9#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'streamline_operator_2' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'streamline_operator_2' (10#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_2.v:17]
INFO: [Synth 8-6157] synthesizing module 'w_buffer_half' [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
	Parameter COL_NUM bound to: 64 - type: integer 
	Parameter ROW_NUM bound to: 128 - type: integer 
	Parameter LAYER bound to: 2 - type: string 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter ADR_Wbuffer bound to: 7 - type: integer 
	Parameter DEPTH_Wbuffer bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'w_buffer_half' (11#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_LAYER2' (12#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_LAYER3' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v:1]
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter COEFF bound to: 17'b00000000110100001 
INFO: [Synth 8-6157] synthesizing module 'local_control_layer3' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:81]
INFO: [Synth 8-6155] done synthesizing module 'local_control_layer3' (13#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'w_buffer_half__parameterized0' [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
	Parameter COL_NUM bound to: 64 - type: integer 
	Parameter ROW_NUM bound to: 64 - type: integer 
	Parameter LAYER bound to: 3 - type: string 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter ADR_Wbuffer bound to: 6 - type: integer 
	Parameter DEPTH_Wbuffer bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'w_buffer_half__parameterized0' (13#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_LAYER3' (14#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_LAYER4' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v:1]
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter COEFF bound to: 17'b00000000101100000 
INFO: [Synth 8-6157] synthesizing module 'local_control_layer4' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:81]
INFO: [Synth 8-6155] done synthesizing module 'local_control_layer4' (15#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'streamline_operator_4' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:17]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[0].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[1].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[2].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[3].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[4].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[5].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[6].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[7].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[8].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[9].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[10].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[11].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[12].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[13].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[14].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
WARNING: [Synth 8-3848] Net mac_gen[15].i_MAC_RELU_EN in module/entity streamline_operator_4 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:71]
INFO: [Synth 8-6155] done synthesizing module 'streamline_operator_4' (16#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_4.v:17]
INFO: [Synth 8-6157] synthesizing module 'w_buffer_half__parameterized1' [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
	Parameter COL_NUM bound to: 32 - type: integer 
	Parameter ROW_NUM bound to: 64 - type: integer 
	Parameter LAYER bound to: 4 - type: string 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter ADR_Wbuffer bound to: 6 - type: integer 
	Parameter DEPTH_Wbuffer bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'w_buffer_half__parameterized1' (16#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_half.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_LAYER4' (17#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_LAYER5' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer5.v:1]
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
INFO: [Synth 8-6157] synthesizing module 'local_control_layer5' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:79]
INFO: [Synth 8-6155] done synthesizing module 'local_control_layer5' (18#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:1]
INFO: [Synth 8-6157] synthesizing module 'streamline_operator_5' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:17]
INFO: [Synth 8-6157] synthesizing module 'streamline_acc_1_norelu' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'streamline_acc_1_norelu' (19#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v:1]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-605] same-named implicit nets 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-556] previous implicit net 'i_MAC_RELU_EN' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[0].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[1].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[2].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[3].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[4].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[5].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[6].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[7].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[8].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
WARNING: [Synth 8-3848] Net mac_gen[9].i_MAC_RELU_EN in module/entity streamline_operator_5 does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:71]
INFO: [Synth 8-6155] done synthesizing module 'streamline_operator_5' (20#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_operator_5.v:17]
INFO: [Synth 8-6157] synthesizing module 'w_buffer_full__parameterized0' [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:1]
	Parameter COL_NUM bound to: 10 - type: integer 
	Parameter ROW_NUM bound to: 32 - type: integer 
	Parameter LAYER bound to: 5 - type: string 
	Parameter PATH bound to: C:/streamline/dsd_mlp.srcs/sources_1/data/ - type: string 
	Parameter ADR_w_buffer bound to: 5 - type: integer 
	Parameter DEPTH_w_buffer bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'w_buffer_full__parameterized0' (20#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/w_buffer_full.v:1]
INFO: [Synth 8-6157] synthesizing module 'y_buf_ctrl' [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'y_buf_ctrl' (21#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_LAYER5' (22#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mlp_top' (23#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/mlp_top.v:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_buf_addr' does not match port width (32) of module 'mlp_top' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:50]
WARNING: [Synth 8-3848] Net resultbuf_addr in module/entity top_mlp does not have driver. [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 with 1st driver pin 'top_mlp:/main/y_buf_addr[0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 with 2nd driver pin 'GND' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 with 1st driver pin 'top_mlp:/main/y_buf_addr[1]' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 with 2nd driver pin 'GND' [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v-3.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_mlp' (24#1) [C:/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_mlp_0_0' (25#1) [c:/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
WARNING: [Synth 8-3331] design streamline_mac has unconnected port i_MAC_RELU_EN
WARNING: [Synth 8-3331] design streamline_mac has unconnected port i_MAC_DEQEUNT_EN
WARNING: [Synth 8-3331] design streamline_mac has unconnected port i_MAC_QUANT_EN
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_RD_EN
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[5]
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[4]
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[3]
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[2]
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[1]
WARNING: [Synth 8-3331] design top_LAYER5 has unconnected port i_BUF_ADR[0]
WARNING: [Synth 8-3331] design top_LAYER4 has unconnected port i_BUF_ADR[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 921.969 ; gain = 387.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.969 ; gain = 387.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.969 ; gain = 387.602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1134.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1163.508 ; gain = 28.895
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1163.508 ; gain = 629.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1163.508 ; gain = 629.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1163.508 ; gain = 629.141
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'o_XBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:87]
INFO: [Synth 8-4471] merging register 'o_WBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:88]
INFO: [Synth 8-4471] merging register 'o_LAYER1_DONE_reg' into 'o_ACC_WR_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:89]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'local_control_layer1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer1.v:112]
INFO: [Synth 8-4471] merging register 'o_WBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:93]
INFO: [Synth 8-4471] merging register 'o_LAYER1_ALL_DONE_reg' into 'o_MAC_RELU_EN_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:95]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'local_control_layer2'
INFO: [Synth 8-4471] merging register 'o_WBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:93]
INFO: [Synth 8-4471] merging register 'o_LAYER3_ALL_DONE_reg' into 'o_MAC_RELU_EN_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:95]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'local_control_layer3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer3.v:125]
INFO: [Synth 8-4471] merging register 'o_WBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:93]
INFO: [Synth 8-4471] merging register 'o_LAYER4_ALL_DONE_reg' into 'o_MAC_RELU_EN_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:95]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'local_control_layer4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/streamline/dsd_mlp.srcs/sources_1/new/top_layer4.v:124]
INFO: [Synth 8-4471] merging register 'o_WBUF_EN_reg' into 'o_MAC_ADD_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:91]
INFO: [Synth 8-4471] merging register 'o_LAYER5_ALL_DONE_reg' into 'o_MAC_RELU_EN_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:93]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'local_control_layer5'
INFO: [Synth 8-4471] merging register 'o_layer5_out_reg' into 'o_y_buf_en_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:69]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'y_buf_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE3 |                            00010 |                              001
                  iSTATE |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'local_control_layer1'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer1.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                         00000001 |                             0000
                 iSTATE2 |                         00000010 |                             0001
                  iSTATE |                         00000100 |                             0010
                 iSTATE0 |                         00001000 |                             0011
                 iSTATE1 |                         00010000 |                             0100
                 iSTATE6 |                         00100000 |                             0101
                 iSTATE3 |                         01000000 |                             0110
                 iSTATE4 |                         10000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'local_control_layer2'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer2.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                         00000001 |                             0000
                 iSTATE2 |                         00000010 |                             0001
                  iSTATE |                         00000100 |                             0010
                 iSTATE0 |                         00001000 |                             0011
                 iSTATE1 |                         00010000 |                             0100
                 iSTATE6 |                         00100000 |                             0101
                 iSTATE3 |                         01000000 |                             0110
                 iSTATE4 |                         10000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'local_control_layer3'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer3.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                         00000001 |                             0000
                 iSTATE2 |                         00000010 |                             0001
                  iSTATE |                         00000100 |                             0010
                 iSTATE0 |                         00001000 |                             0011
                 iSTATE1 |                         00010000 |                             0100
                 iSTATE6 |                         00100000 |                             0101
                 iSTATE3 |                         01000000 |                             0110
                 iSTATE4 |                         10000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'local_control_layer4'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer4.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                         00000001 |                             0000
                 iSTATE3 |                         00000010 |                             0001
                  iSTATE |                         00000100 |                             0010
                 iSTATE0 |                         00001000 |                             0011
                 iSTATE1 |                         00010000 |                             0100
                 iSTATE2 |                         00100000 |                             0101
                 iSTATE4 |                         01000000 |                             0110
                 iSTATE5 |                         10000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'local_control_layer5'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/local_control_layer5.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                             0000
                 iSTATE3 |                              001 |                             0001
                  iSTATE |                              010 |                             0010
                 iSTATE0 |                              011 |                             0011
                 iSTATE1 |                              100 |                             0100
                 iSTATE2 |                              101 |                             0101
                 iSTATE4 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'y_buf_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1163.508 ; gain = 629.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |streamline_operator_1__GB0 |           1|     23033|
|2     |streamline_operator_1__GB1 |           1|      6577|
|3     |streamline_operator_1__GB2 |           1|      7990|
|4     |streamline_operator_1__GB3 |           1|      9873|
|5     |streamline_operator_1__GB4 |           1|     12687|
|6     |top_LAYER1__GC0            |           1|      8972|
|7     |streamline_operator_2      |           2|     15040|
|8     |top_LAYER2__GC0            |           1|      7665|
|9     |top_LAYER3__GC0            |           1|      8482|
|10    |mlp_top__GC0               |           1|     16009|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 218   
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 734   
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 519   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 482   
+---Multipliers : 
	                 9x32  Multipliers := 2     
	                 8x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 193   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 655   
	   5 Input     14 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 662   
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 61    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module streamline_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_mac__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_acc_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_acc_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_mac__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_acc_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_mac__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_acc_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module w_buffer_full 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 128   
+---ROMs : 
	                              ROMs := 128   
Module local_control_layer1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
Module top_LAYER1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 128   
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module streamline_acc_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module local_control_layer2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module w_buffer_half 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---ROMs : 
	                              ROMs := 64    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module top_LAYER2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 64    
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module local_control_layer3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module w_buffer_half__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module top_LAYER3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 64    
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module x_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module mlp_inputScale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module local_control_layer4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module streamline_acc_1__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module w_buffer_half__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module top_LAYER4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module local_control_layer5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
Module streamline_acc_1_norelu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module streamline_acc_1_norelu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module streamline_mac__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module w_buffer_full__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
Module y_buf_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
Module top_LAYER5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'mac_gen[76].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[76].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[76].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[75].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[75].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[75].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[74].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[74].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[74].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[73].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[73].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[73].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[72].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[72].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[72].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[71].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[71].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[71].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[70].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[70].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[70].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[69].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[69].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[69].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[68].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[68].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[68].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[67].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[67].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[67].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[66].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[66].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[66].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[65].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[65].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[65].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[64].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[64].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[64].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[63].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[63].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[63].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[61].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[61].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[61].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[60].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[60].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[60].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[59].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[59].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[59].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[58].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[58].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[58].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[57].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[57].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[57].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[56].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[56].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[56].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[55].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[55].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[55].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[54].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[54].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[54].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[53].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[53].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[53].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[52].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[52].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[52].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[51].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[51].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[51].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[50].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[50].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[50].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[49].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[49].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[49].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[27].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[27].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[27].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[28].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Synth 8-4471] merging register 'mac_gen[28].MAC_ELEMENT/mac_add_zz_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_zz_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:21]
INFO: [Synth 8-4471] merging register 'mac_gen[28].MAC_ELEMENT/op2_reg[7:0]' into 'mac_gen[77].MAC_ELEMENT/op2_reg[7:0]' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:33]
INFO: [Synth 8-4471] merging register 'mac_gen[29].MAC_ELEMENT/mac_add_z_reg' into 'mac_gen[77].MAC_ELEMENT/mac_add_z_reg' [C:/streamline/dsd_mlp.srcs/sources_1/new/streamline_mac.v:20]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_gen[77].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[77].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[77].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[76].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[76].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[76].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[75].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[75].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[75].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[75].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[75].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[75].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[74].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[74].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[74].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[74].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[74].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[74].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[73].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[73].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[73].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[73].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[73].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[73].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[72].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[72].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[72].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[72].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[72].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[72].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[71].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[71].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[71].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[71].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[71].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[71].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[70].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[70].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[70].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[70].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[70].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[70].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[69].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[69].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[69].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[69].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[69].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[69].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[68].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[68].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[68].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[68].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[68].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[68].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[67].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[67].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[67].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[67].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[67].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[67].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[66].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[66].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[66].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[66].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[66].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[66].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[65].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[65].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[65].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[65].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[65].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[65].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[64].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[64].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[64].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[64].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[64].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[64].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[63].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[63].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[63].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[63].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[63].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[63].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[61].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[61].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[61].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[61].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[61].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[61].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[60].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[60].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[60].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[60].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[60].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[60].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[59].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[59].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[59].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[59].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[59].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[59].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[58].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[58].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[58].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[58].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[58].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[58].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[57].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[57].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[57].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[57].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[57].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[57].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[56].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[56].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[56].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[56].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[56].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[56].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[55].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[55].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[55].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[55].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[55].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[55].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[54].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[54].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[54].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[54].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[54].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[54].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[53].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[53].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[53].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[53].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[53].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[53].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[52].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[52].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[52].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[52].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[52].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[52].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[51].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[51].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[51].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[51].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[51].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[51].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[50].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[50].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[50].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[50].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[50].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[50].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[49].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[49].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[49].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[49].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[49].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[49].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[27].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[27].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[28].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[28].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[29].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[29].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[30].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[30].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[31].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[31].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[32].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[32].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[32].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[32].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[32].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[32].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[33].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[33].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[33].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[33].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[33].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[33].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[34].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[34].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[34].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[34].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[34].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[34].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[35].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[35].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[35].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[35].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[35].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[35].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[36].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[36].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[36].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[36].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[36].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[36].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[37].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[37].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[37].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[37].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[37].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[37].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[38].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[38].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[38].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[38].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[38].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[38].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[39].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[39].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[39].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[39].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[39].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[39].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[40].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[40].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[40].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[40].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[40].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[40].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[41].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[41].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[41].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[41].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[41].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[41].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[42].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[42].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[42].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[42].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[42].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[42].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[43].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[43].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[43].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[43].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[43].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[43].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[44].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[44].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[44].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[44].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[44].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[44].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[45].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[45].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[45].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[45].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[45].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[45].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[46].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[46].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[46].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[46].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[46].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[46].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[47].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[47].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[47].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[47].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[47].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[47].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[48].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[48].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[48].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[48].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[48].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[48].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[26].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[25].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[24].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[24].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[23].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[23].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[22].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[22].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[21].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[21].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[20].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[20].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[19].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[19].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[18].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[18].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[17].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[17].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[16].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[16].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[62].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[62].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[62].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[62].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[62].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[62].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[9].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[9].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[78].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[78].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[78].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[78].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[78].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[78].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[79].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[79].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[79].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[79].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[79].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[79].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[80].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[80].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[80].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[81].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[81].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[81].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[82].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[82].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[82].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[82].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[82].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[82].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[83].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[83].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[83].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[83].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[83].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[83].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[84].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[84].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[84].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[84].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[84].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[84].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[85].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[85].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[85].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[85].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[85].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[85].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[86].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[86].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[86].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[86].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[86].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[86].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[87].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[87].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[87].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[87].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[87].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[87].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[88].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[88].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[88].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[88].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[88].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[88].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[89].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[89].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[89].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[89].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[89].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[89].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[90].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[90].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[90].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[90].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[90].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[90].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[91].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[91].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[91].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[91].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[91].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[91].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[92].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[92].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[92].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[92].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[92].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[92].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[93].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[93].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[93].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[93].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[93].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[93].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[94].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[94].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[94].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[94].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[94].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[94].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[95].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[95].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[95].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[95].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[95].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[95].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[96].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[96].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[96].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[96].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[96].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[96].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[96].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[97].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[97].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[97].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[97].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[97].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[97].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[97].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[98].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[98].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[98].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[98].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[98].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[98].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[98].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[99].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[99].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[99].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[99].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[99].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[99].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[99].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[100].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[100].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[100].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[100].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[100].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[100].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[101].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[101].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[101].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[101].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[101].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[101].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[102].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[102].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[102].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[103].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[103].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[103].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[104].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[104].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[104].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[104].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[104].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[104].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[105].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[105].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[105].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[105].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[105].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[105].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[106].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[106].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[106].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[106].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[106].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[106].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[107].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[107].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[107].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[107].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[107].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[107].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[108].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[108].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[108].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[108].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[108].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[108].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[109].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[109].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[109].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[109].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[109].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[109].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[110].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[110].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[110].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[110].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[110].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[110].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[111].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[111].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[111].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[111].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[111].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[111].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[112].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[112].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[112].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[112].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[112].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[112].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[113].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[113].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[113].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[113].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[113].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[113].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[114].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[114].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[114].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[114].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[114].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[114].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[115].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[115].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[115].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[115].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[115].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[115].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[116].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[116].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[116].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[116].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[116].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[116].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[117].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[117].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[117].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[117].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[117].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[117].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[118].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[118].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[118].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[118].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[118].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[118].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[119].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[119].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[119].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[119].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[119].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[119].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[120].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[120].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[120].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[120].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[120].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[120].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[121].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[121].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[121].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[121].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[121].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[121].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[122].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[122].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[122].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[122].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[122].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[122].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[123].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[123].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[123].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[123].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[123].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[123].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[124].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[124].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[124].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[124].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[124].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[124].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[125].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[125].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[125].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[125].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[125].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[125].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[126].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[126].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[126].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[126].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[126].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[126].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[127].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[127].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[127].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[127].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[127].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[127].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[9].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[9].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[16].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[16].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[17].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[17].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[18].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[18].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[19].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[19].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[20].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[20].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[21].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[21].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[22].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[22].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[23].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[23].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[24].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[24].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[25].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[25].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[26].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[27].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[27].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[28].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[28].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[29].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[29].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[30].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[30].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[31].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[31].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[9].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[9].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[9].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[9].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0, operation Mode is: PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
INFO: [Synth 8-3917] design design_1_top_mlp_0_0 has port y_buf_addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_mlp_0_0 has port y_buf_addr[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_LAYER1i_5/\control/o_MAC_RELU_EN_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_LAYER2i_6/local_control_layer2/o_ACC_RST_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_LAYER2i_6/local_control_layer2/o_MAC_RELU_EN_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_LAYER3i_7/\local_control_layer3/o_ACC_RST_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_LAYER3i_7/\local_control_layer3/o_MAC_RELU_EN_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maini_8/u_top_LAYER4/local_control_layer4/o_ACC_RST_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maini_8/\u_top_LAYER5/local_control_layer5/o_ACC_RST_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maini_8/i_1/\u_top_LAYER5/y_buf_ctrl/o_y_buf_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (maini_8/i_1/\u_top_LAYER5/y_buf_ctrl/o_y_buf_addr_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1271.590 ; gain = 737.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 228, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP mac_gen[77].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[77].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[77].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[77].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[76].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[76].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[76].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[76].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[76].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[75].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[75].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[75].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[75].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[75].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[75].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[75].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[74].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[74].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[74].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[74].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[74].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[74].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[74].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[73].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[73].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[73].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[73].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[73].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[73].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[73].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[72].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[72].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[72].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[72].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[72].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[72].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[72].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[71].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[71].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[71].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[71].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[71].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[71].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[71].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[70].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[70].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[70].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[70].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[70].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[70].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[70].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[69].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[69].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[69].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[69].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[69].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[69].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[69].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[68].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[68].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[68].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[68].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[68].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[68].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[68].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[67].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[67].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[67].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[67].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[67].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[67].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[67].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[66].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[66].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[66].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[66].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[66].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[66].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[66].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[65].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[65].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[65].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[65].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[65].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[65].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[65].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[64].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[64].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[64].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[64].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[64].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[64].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[64].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[63].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[63].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[63].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[63].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[63].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[63].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[63].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[61].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[61].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[61].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[61].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[61].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[61].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[61].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[60].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[60].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[60].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[60].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[60].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[60].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[60].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[59].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[59].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[59].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[59].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[59].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[59].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[59].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[58].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[58].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[58].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[58].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[58].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[58].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[58].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[57].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[57].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[57].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[57].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[57].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[57].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[57].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[56].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[56].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[56].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[56].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[56].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[56].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[56].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[55].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[55].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[55].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[55].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[55].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[55].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[55].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[54].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[54].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[54].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[54].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[54].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[54].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[54].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[53].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[53].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[53].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[53].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[53].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[53].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[53].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[52].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[52].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[52].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[52].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[52].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[52].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[52].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[51].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[51].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[51].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[51].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[51].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[51].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[51].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[50].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[50].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[50].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[50].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[50].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[50].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[50].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[49].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[49].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[49].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[49].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[49].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[49].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[49].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[27].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[27].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[28].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[28].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[29].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[29].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[30].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[30].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[31].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[31].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[32].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[32].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[32].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[32].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[32].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[32].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[32].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[33].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[33].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[33].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[33].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[33].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[33].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[33].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[34].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[34].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[34].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[34].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[34].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[34].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[34].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[35].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[35].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[35].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[35].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[35].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[35].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[35].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[36].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[36].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[36].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[36].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[36].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[36].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[36].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[37].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[37].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[37].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[37].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[37].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[37].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[37].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[38].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[38].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[38].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[38].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[38].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[38].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[38].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[39].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[39].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[39].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[39].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[39].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[39].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[39].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[40].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[40].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[40].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[40].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[40].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[40].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[40].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[41].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[41].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[41].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[41].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[41].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[41].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[41].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[42].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[42].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[42].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[42].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[42].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[42].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[42].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[43].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[43].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[43].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[43].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[43].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[43].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[43].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[44].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[44].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[44].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[44].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[44].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[44].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[44].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[45].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[45].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[45].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[45].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[45].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[45].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[45].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[46].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[46].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[46].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[46].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[46].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[46].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[46].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[47].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[47].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[47].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[47].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[47].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[47].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[47].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[48].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[48].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[77].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[48].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[48].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[48].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[48].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[48].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[26].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[25].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[24].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[24].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[23].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[23].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[22].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[22].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[21].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[21].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[20].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[20].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[19].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[19].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[18].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[18].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[17].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[17].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[16].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[16].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[62].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[62].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[62].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[62].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[62].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[62].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[62].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[78].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[78].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[78].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[78].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[78].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[78].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[78].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[79].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[79].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[79].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[79].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[79].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[79].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[79].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[80].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[80].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[80].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[80].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[81].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[81].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[81].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[81].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[81].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[82].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[82].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[82].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[82].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[82].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[82].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[82].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[83].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[83].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[83].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[83].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[83].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[83].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[83].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[84].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[84].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[84].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[84].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[84].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[84].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[84].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[85].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[85].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[85].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[85].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[85].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[85].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[85].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[86].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[86].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[86].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[86].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[86].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[86].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[86].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[87].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[87].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[87].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[87].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[87].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[87].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[87].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[88].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[88].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[88].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[88].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[88].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[88].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[88].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[89].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[89].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[89].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[89].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[89].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[89].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[89].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[90].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[90].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[90].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[90].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[90].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[90].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[90].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[91].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[91].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[91].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[91].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[91].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[91].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[91].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[92].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[92].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[92].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[92].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[92].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[92].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[92].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[93].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[93].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[93].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[93].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[93].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[93].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[93].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[94].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[94].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[94].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[94].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[94].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[94].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[94].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[95].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[95].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[95].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[95].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[95].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[95].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[95].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[100].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[100].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[100].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[100].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[100].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[100].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[100].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[101].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[101].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[80].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[101].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[101].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[101].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[101].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[101].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[102].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[102].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[102].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[102].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[103].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[103].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[103].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[103].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[103].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[104].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[104].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[104].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[104].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[104].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[104].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[104].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[105].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[105].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[105].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[105].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[105].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[105].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[105].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[106].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[106].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[106].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[106].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[106].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[106].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[106].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[107].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[107].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[107].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[107].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[107].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[107].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[107].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[108].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[108].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[108].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[108].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[108].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[108].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[108].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[109].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[109].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[109].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[109].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[109].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[109].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[109].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[110].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[110].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[110].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[110].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[110].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[110].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[110].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[111].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[111].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[111].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[111].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[111].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[111].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[111].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[112].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[112].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[112].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[112].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[112].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[112].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[112].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[113].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[113].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[113].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[113].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[113].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[113].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[113].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[114].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[114].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[114].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[114].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[114].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[114].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[114].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[115].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[115].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[115].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[115].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[115].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[115].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[115].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[116].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[116].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[116].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[116].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[116].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[116].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[116].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[117].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[117].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[117].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[117].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[117].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[117].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[117].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[118].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[118].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[118].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[118].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[118].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[118].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[118].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[119].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[119].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[119].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[119].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[119].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[119].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[119].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[120].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[120].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[120].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[120].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[120].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[120].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[120].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[121].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[121].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[121].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[121].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[121].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[121].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[121].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[122].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[122].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[122].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[122].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[122].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[122].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[122].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[123].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[123].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[123].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[123].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[123].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[123].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[123].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[124].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[124].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[124].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[124].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[124].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[124].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[124].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[125].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[125].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[125].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[125].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[125].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[125].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[125].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[126].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[126].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[126].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[126].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[126].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[126].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[126].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[127].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[127].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[102].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[127].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[127].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[127].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[127].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[127].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[16].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[16].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[16].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[16].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[16].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[17].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[17].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[17].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[17].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[17].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[18].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[18].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[18].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[18].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[18].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[19].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[19].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[19].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[19].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[19].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[20].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[20].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[20].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[20].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[20].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[21].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[21].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[21].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[21].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[21].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[22].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[22].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[22].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[22].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[22].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[23].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[23].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[23].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[23].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[23].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[24].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[24].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[24].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[24].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[24].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[25].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[25].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[25].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[25].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[25].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[26].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[26].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[26].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[26].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[26].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[27].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[27].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[27].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[27].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[27].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[28].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[28].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[28].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[28].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[28].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[29].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[29].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[29].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[29].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[29].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[30].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[30].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[30].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[30].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[30].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[31].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[31].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[31].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[31].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[31].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[10].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[10].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[10].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[10].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[10].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[11].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[11].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[11].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[11].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[11].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[12].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[12].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[12].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[12].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[12].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[13].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[13].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[13].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[13].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[13].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[14].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[14].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[14].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[14].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[14].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP mac_gen[15].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register mac_gen[15].MAC_ELEMENT/op1_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/acc_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: register mac_gen[15].MAC_ELEMENT/mul_reg is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/acc0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: operator mac_gen[15].MAC_ELEMENT/mul0 is absorbed into DSP mac_gen[15].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[9].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[8].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[7].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[6].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[5].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[4].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[3].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[2].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[1].ACC_MODE_0/acc0.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg, operation Mode is (post resource management): (P+(A2*B2)')'.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op1_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/op2_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/mul_reg is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/mul0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].MAC_ELEMENT/acc_reg.
DSP Report: Generating DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0, operation Mode is (post resource management): PCIN+A2:B2.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
DSP Report: register u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
DSP Report: operator u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0 is absorbed into DSP u_top_LAYER5/streamline_inst/mac_gen[0].ACC_MODE_0/acc0.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------------------------------+---------------+----------------+
|Module Name          | RTL Object                              | Depth x Width | Implemented As | 
+---------------------+-----------------------------------------+---------------+----------------+
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x7          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x7          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|w_buffer_full        | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[0].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[1].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[2].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[3].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[4].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[5].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[6].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[7].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[8].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[9].w_buffer_out_reg   | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[10].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[11].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[12].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[13].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[14].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[15].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[16].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[17].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[18].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[19].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[20].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[21].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[22].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[23].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[24].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[25].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[26].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[27].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[28].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[29].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[30].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[31].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[32].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[33].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[34].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[35].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[36].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[37].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[38].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[39].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[40].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[41].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[42].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[43].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[44].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[45].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[46].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[47].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[48].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[49].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[50].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[51].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[52].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[53].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[54].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[55].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[56].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[57].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[58].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[59].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[60].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[61].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[62].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[63].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[64].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[65].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[66].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[67].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[68].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[69].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[70].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[71].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[72].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[73].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[74].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[75].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[76].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[77].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[78].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[79].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[81].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[82].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[83].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[84].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[85].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[86].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[87].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[88].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[89].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[90].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[91].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[92].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[93].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[94].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[95].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[96].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[97].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[98].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[99].w_buffer_out_reg  | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[100].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[101].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[102].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[103].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[104].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[105].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[106].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[107].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[108].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[109].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[110].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[111].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[112].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[113].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[114].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[115].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[116].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[117].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[118].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[119].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[120].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[121].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[122].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[123].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[124].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[125].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[126].w_buffer_out_reg | 1024x8        | Block RAM      | 
|design_1_top_mlp_0_0 | w_buffer/w_buffer[127].w_buffer_out_reg | 1024x8        | Block RAM      | 
|w_buffer_half        | wbuffer[0].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[1].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[2].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[3].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[4].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[5].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[6].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[7].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[8].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[9].wbuffer_out_reg              | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[10].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[11].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[12].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[13].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[14].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[15].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[16].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[17].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[18].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[19].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[20].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[21].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[22].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[23].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[24].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[25].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[26].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[27].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[28].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[29].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[30].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[31].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[32].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[33].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[34].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[35].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[36].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[37].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[38].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[39].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[40].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[41].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[42].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[43].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[44].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[45].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[46].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[47].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[48].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[49].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[50].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[51].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[52].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[53].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[54].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[55].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[56].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[57].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[58].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[59].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[60].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[61].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[62].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | wbuffer[63].wbuffer_out_reg             | 128x8         | Block RAM      | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x7          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x7          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|w_buffer_half        | p_0_out                                 | 64x8          | LUT            | 
|design_1_top_mlp_0_0 | x_buffer/imgrom_dout0_reg               | 8192x8        | Block RAM      | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
|design_1_top_mlp_0_0 | p_0_out                                 | 32x8          | LUT            | 
+---------------------+-----------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|streamline_mac       | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_top_mlp_0_0 | PCIN+A2:B2    | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_3/w_buffer/w_buffer[0].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_4/w_buffer/w_buffer[1].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_5/w_buffer/w_buffer[2].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_6/w_buffer/w_buffer[3].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_7/w_buffer/w_buffer[4].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_8/w_buffer/w_buffer[5].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_9/w_buffer/w_buffer[6].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_10/w_buffer/w_buffer[7].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_11/w_buffer/w_buffer[8].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_12/w_buffer/w_buffer[9].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_13/w_buffer/w_buffer[10].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_14/w_buffer/w_buffer[11].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_15/w_buffer/w_buffer[12].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_16/w_buffer/w_buffer[13].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_17/w_buffer/w_buffer[14].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_18/w_buffer/w_buffer[15].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_19/w_buffer/w_buffer[16].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_20/w_buffer/w_buffer[17].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_21/w_buffer/w_buffer[18].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_22/w_buffer/w_buffer[19].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_23/w_buffer/w_buffer[20].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_24/w_buffer/w_buffer[21].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_25/w_buffer/w_buffer[22].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_26/w_buffer/w_buffer[23].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_27/w_buffer/w_buffer[24].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_28/w_buffer/w_buffer[25].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_29/w_buffer/w_buffer[26].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_30/w_buffer/w_buffer[27].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_31/w_buffer/w_buffer[28].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_32/w_buffer/w_buffer[29].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_33/w_buffer/w_buffer[30].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_34/w_buffer/w_buffer[31].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_35/w_buffer/w_buffer[32].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_36/w_buffer/w_buffer[33].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_37/w_buffer/w_buffer[34].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_38/w_buffer/w_buffer[35].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_39/w_buffer/w_buffer[36].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_40/w_buffer/w_buffer[37].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_41/w_buffer/w_buffer[38].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_42/w_buffer/w_buffer[39].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_43/w_buffer/w_buffer[40].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_44/w_buffer/w_buffer[41].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_45/w_buffer/w_buffer[42].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_46/w_buffer/w_buffer[43].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_47/w_buffer/w_buffer[44].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_48/w_buffer/w_buffer[45].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_49/w_buffer/w_buffer[46].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_50/w_buffer/w_buffer[47].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_51/w_buffer/w_buffer[48].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_52/w_buffer/w_buffer[49].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_53/w_buffer/w_buffer[50].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_54/w_buffer/w_buffer[51].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_55/w_buffer/w_buffer[52].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_56/w_buffer/w_buffer[53].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_57/w_buffer/w_buffer[54].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_58/w_buffer/w_buffer[55].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_59/w_buffer/w_buffer[56].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_60/w_buffer/w_buffer[57].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_61/w_buffer/w_buffer[58].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_62/w_buffer/w_buffer[59].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_63/w_buffer/w_buffer[60].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_64/w_buffer/w_buffer[61].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_65/w_buffer/w_buffer[62].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_66/w_buffer/w_buffer[63].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_67/w_buffer/w_buffer[64].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_68/w_buffer/w_buffer[65].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_69/w_buffer/w_buffer[66].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_70/w_buffer/w_buffer[67].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_71/w_buffer/w_buffer[68].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_72/w_buffer/w_buffer[69].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_73/w_buffer/w_buffer[70].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_74/w_buffer/w_buffer[71].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_75/w_buffer/w_buffer[72].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_76/w_buffer/w_buffer[73].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_77/w_buffer/w_buffer[74].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_78/w_buffer/w_buffer[75].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_79/w_buffer/w_buffer[76].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_80/w_buffer/w_buffer[77].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_81/w_buffer/w_buffer[78].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_82/w_buffer/w_buffer[79].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_83/w_buffer/w_buffer[80].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_84/w_buffer/w_buffer[81].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_85/w_buffer/w_buffer[82].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_86/w_buffer/w_buffer[83].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_87/w_buffer/w_buffer[84].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_88/w_buffer/w_buffer[85].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_89/w_buffer/w_buffer[86].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_90/w_buffer/w_buffer[87].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_91/w_buffer/w_buffer[88].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_92/w_buffer/w_buffer[89].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_93/w_buffer/w_buffer[90].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_94/w_buffer/w_buffer[91].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_95/w_buffer/w_buffer[92].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_96/w_buffer/w_buffer[93].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_97/w_buffer/w_buffer[94].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_98/w_buffer/w_buffer[95].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_99/w_buffer/w_buffer[96].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_100/w_buffer/w_buffer[97].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_101/w_buffer/w_buffer[98].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_top_LAYER1i_5/i_102/w_buffer/w_buffer[99].w_buffer_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |streamline_operator_1__GB0 |           1|     11861|
|2     |streamline_operator_1__GB1 |           1|      3324|
|3     |streamline_operator_1__GB2 |           1|      4531|
|4     |streamline_operator_1__GB3 |           1|      7041|
|5     |streamline_operator_1__GB4 |           1|      6535|
|6     |top_LAYER1__GC0            |           1|      8620|
|7     |streamline_operator_2      |           2|      7153|
|8     |top_LAYER2__GC0            |           1|      5255|
|9     |top_LAYER3__GC0            |           1|      5945|
|10    |mlp_top__GC0               |           1|      9240|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1296.305 ; gain = 761.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1297.090 ; gain = 762.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |streamline_operator_1__GB0 |           1|     11861|
|2     |streamline_operator_1__GB1 |           1|      3324|
|3     |streamline_operator_1__GB2 |           1|      4531|
|4     |streamline_operator_1__GB3 |           1|      7041|
|5     |streamline_operator_1__GB4 |           1|      6535|
|6     |top_LAYER1__GC0            |           1|      8620|
|7     |streamline_operator_2      |           2|      7153|
|8     |top_LAYER2__GC0            |           1|      5255|
|9     |top_LAYER3__GC0            |           1|      5945|
|10    |mlp_top__GC0               |           1|      9240|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[3]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[0]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[2]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[1]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[6]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[7]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[5]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/op2_reg[4]' (FDR) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/op2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/mac_add_z_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[102].MAC_ELEMENT/mac_add_z_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[102].MAC_ELEMENT/mac_add_z_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/mac_add_z_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/mac_add_z_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_z_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_z_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[77].MAC_ELEMENT/mac_add_z_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].MAC_ELEMENT/mac_add_zz_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_zz_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[102].MAC_ELEMENT/mac_add_zz_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_zz_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].MAC_ELEMENT/mac_add_zz_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_zz_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].MAC_ELEMENT/mac_add_zz_reg' (FD) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[77].MAC_ELEMENT/mac_add_zz_reg'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[12].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[13].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[14].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[15].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[8].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[9].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[10].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[11].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[7].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[4].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[7].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[5].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[7].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[6].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[7].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[7].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[3].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[0].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[3].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[1].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[3].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[2].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[3].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[3].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[28].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[29].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[30].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[31].ACC_1/acc_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[24].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[25].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[26].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[27].ACC_1/acc_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[20].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[21].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[22].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[23].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[16].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[17].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[18].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[19].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[44].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[45].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[46].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[47].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[40].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[41].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[42].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[43].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[36].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[37].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[38].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[39].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[32].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[33].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[34].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[35].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[60].ACC_1/acc_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[61].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[62].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[63].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[56].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[57].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[58].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[59].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[52].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[53].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[54].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[55].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[48].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[49].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[50].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[51].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[76].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[77].ACC_1/acc_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[78].ACC_1/acc_reg[31]' (FDRE) to 'inst/main/u_top_LAYER1/streamline_inst/mac_gen[79].ACC_1/acc_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[79].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[72].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[73].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[74].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[75].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[68].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[69].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[70].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[71].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[64].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[65].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[66].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[67].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[92].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[93].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[94].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[95].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[88].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[89].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[90].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[91].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[84].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[85].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[86].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[87].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[80].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[81].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[82].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[83].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[108].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[109].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[110].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[111].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[104].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[105].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[106].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[107].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[100].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[101].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[102].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[103].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[96].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[97].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[98].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[99].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[124].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[125].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[126].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[127].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[120].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[121].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[122].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[123].ACC_1/acc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/main/u_top_LAYER1/streamline_inst/mac_gen[116].ACC_1/acc_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[4].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[5].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[6].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[7].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[1].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[2].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[3].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[12].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[13].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[14].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[11].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[11].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[9].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[11].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[10].ACC_MODE_0/acc_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[11].ACC_MODE_0/acc_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[4].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[5].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[6].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[7].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[1].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[1].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[2].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[2].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[3].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[3].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[12].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[13].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[14].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[15].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[8].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[9].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[9].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[10].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[10].ACC_MODE_0/o_ACC_OUT_reg[31]' (FDE) to 'inst/main/u_top_LAYER4/streamline_inst/mac_gen[11].ACC_MODE_0/o_ACC_OUT_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[4][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[5][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[6][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[7][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[0][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[1][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[2][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[3][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[12][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[13][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[14][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[15][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[8][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[9][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[9][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[10][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[10][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[20][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[21][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[22][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[23][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[16][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[16][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[18][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[17][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[18][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[18][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[19][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[24][31]'
INFO: [Synth 8-3886] merging instance 'inst/main/u_top_LAYER4/temp_buf_reg[28][31]' (FDCE) to 'inst/main/u_top_LAYER4/temp_buf_reg[24][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/main/layer4_out [7] is driving 110 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/layer3_out [7] is driving 165 big block pins (URAM, BRAM and DSP loads). Created 17 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/layer2_out [7] is driving 341 big block pins (URAM, BRAM and DSP loads). Created 35 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/layer1_out [7] is driving 341 big block pins (URAM, BRAM and DSP loads). Created 35 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [0] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [1] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [2] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [3] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [4] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [5] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [6] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [7] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [8] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/wr_row_addr [9] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 128 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [0] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [1] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [2] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [3] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [4] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [5] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/wr_scaledimage [6] is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/main/u_top_LAYER1/streamline_inst/mac_add_zz  is driving 123 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |CARRY4       |  1952|
|2     |DSP48E1      |   210|
|3     |DSP48E1_1    |    10|
|4     |LUT1         |   227|
|5     |LUT2         |  7443|
|6     |LUT3         |  1228|
|7     |LUT4         |  6803|
|8     |LUT5         |   275|
|9     |LUT6         |  3723|
|10    |MUXF7        |  1148|
|11    |MUXF8        |   496|
|12    |RAMB18E1     |     1|
|13    |RAMB18E1_1   |     1|
|14    |RAMB18E1_10  |     1|
|15    |RAMB18E1_100 |     1|
|16    |RAMB18E1_101 |     1|
|17    |RAMB18E1_102 |     1|
|18    |RAMB18E1_103 |     1|
|19    |RAMB18E1_104 |     1|
|20    |RAMB18E1_105 |     1|
|21    |RAMB18E1_106 |     1|
|22    |RAMB18E1_107 |     1|
|23    |RAMB18E1_108 |     1|
|24    |RAMB18E1_109 |     1|
|25    |RAMB18E1_11  |     1|
|26    |RAMB18E1_110 |     1|
|27    |RAMB18E1_111 |     1|
|28    |RAMB18E1_112 |     1|
|29    |RAMB18E1_113 |     1|
|30    |RAMB18E1_114 |     1|
|31    |RAMB18E1_115 |     1|
|32    |RAMB18E1_116 |     1|
|33    |RAMB18E1_117 |     1|
|34    |RAMB18E1_118 |     1|
|35    |RAMB18E1_119 |     1|
|36    |RAMB18E1_12  |     1|
|37    |RAMB18E1_120 |     1|
|38    |RAMB18E1_121 |     1|
|39    |RAMB18E1_122 |     1|
|40    |RAMB18E1_123 |     1|
|41    |RAMB18E1_124 |     1|
|42    |RAMB18E1_125 |     1|
|43    |RAMB18E1_126 |     1|
|44    |RAMB18E1_127 |     1|
|45    |RAMB18E1_128 |     1|
|46    |RAMB18E1_129 |     1|
|47    |RAMB18E1_13  |     1|
|48    |RAMB18E1_130 |     1|
|49    |RAMB18E1_131 |     1|
|50    |RAMB18E1_132 |     1|
|51    |RAMB18E1_133 |     1|
|52    |RAMB18E1_134 |     1|
|53    |RAMB18E1_135 |     1|
|54    |RAMB18E1_136 |     1|
|55    |RAMB18E1_137 |     1|
|56    |RAMB18E1_138 |     1|
|57    |RAMB18E1_139 |     1|
|58    |RAMB18E1_14  |     1|
|59    |RAMB18E1_140 |     1|
|60    |RAMB18E1_141 |     1|
|61    |RAMB18E1_142 |     1|
|62    |RAMB18E1_143 |     1|
|63    |RAMB18E1_144 |     1|
|64    |RAMB18E1_145 |     1|
|65    |RAMB18E1_146 |     1|
|66    |RAMB18E1_147 |     1|
|67    |RAMB18E1_148 |     1|
|68    |RAMB18E1_149 |     1|
|69    |RAMB18E1_15  |     1|
|70    |RAMB18E1_150 |     1|
|71    |RAMB18E1_151 |     1|
|72    |RAMB18E1_152 |     1|
|73    |RAMB18E1_153 |     1|
|74    |RAMB18E1_154 |     1|
|75    |RAMB18E1_155 |     1|
|76    |RAMB18E1_156 |     1|
|77    |RAMB18E1_157 |     1|
|78    |RAMB18E1_158 |     1|
|79    |RAMB18E1_159 |     1|
|80    |RAMB18E1_16  |     1|
|81    |RAMB18E1_160 |     1|
|82    |RAMB18E1_161 |     1|
|83    |RAMB18E1_162 |     1|
|84    |RAMB18E1_163 |     1|
|85    |RAMB18E1_164 |     1|
|86    |RAMB18E1_165 |     1|
|87    |RAMB18E1_166 |     1|
|88    |RAMB18E1_167 |     1|
|89    |RAMB18E1_168 |     1|
|90    |RAMB18E1_169 |     1|
|91    |RAMB18E1_17  |     1|
|92    |RAMB18E1_170 |     1|
|93    |RAMB18E1_171 |     1|
|94    |RAMB18E1_172 |     1|
|95    |RAMB18E1_173 |     1|
|96    |RAMB18E1_174 |     1|
|97    |RAMB18E1_175 |     1|
|98    |RAMB18E1_176 |     1|
|99    |RAMB18E1_177 |     1|
|100   |RAMB18E1_178 |     1|
|101   |RAMB18E1_179 |     1|
|102   |RAMB18E1_18  |     1|
|103   |RAMB18E1_180 |     1|
|104   |RAMB18E1_181 |     1|
|105   |RAMB18E1_182 |     1|
|106   |RAMB18E1_183 |     1|
|107   |RAMB18E1_184 |     1|
|108   |RAMB18E1_185 |     1|
|109   |RAMB18E1_186 |     1|
|110   |RAMB18E1_187 |     1|
|111   |RAMB18E1_188 |     1|
|112   |RAMB18E1_189 |     1|
|113   |RAMB18E1_19  |     1|
|114   |RAMB18E1_190 |     1|
|115   |RAMB18E1_191 |     1|
|116   |RAMB18E1_192 |     1|
|117   |RAMB18E1_193 |     1|
|118   |RAMB18E1_194 |     1|
|119   |RAMB18E1_195 |     1|
|120   |RAMB18E1_196 |     1|
|121   |RAMB18E1_2   |     1|
|122   |RAMB18E1_20  |     1|
|123   |RAMB18E1_21  |     1|
|124   |RAMB18E1_22  |     1|
|125   |RAMB18E1_23  |     1|
|126   |RAMB18E1_24  |     1|
|127   |RAMB18E1_25  |     1|
|128   |RAMB18E1_26  |     1|
|129   |RAMB18E1_27  |     1|
|130   |RAMB18E1_28  |     1|
|131   |RAMB18E1_29  |     1|
|132   |RAMB18E1_3   |     1|
|133   |RAMB18E1_30  |     1|
|134   |RAMB18E1_31  |     1|
|135   |RAMB18E1_32  |     1|
|136   |RAMB18E1_33  |     1|
|137   |RAMB18E1_34  |     1|
|138   |RAMB18E1_35  |     1|
|139   |RAMB18E1_36  |     1|
|140   |RAMB18E1_37  |     1|
|141   |RAMB18E1_38  |     1|
|142   |RAMB18E1_39  |     1|
|143   |RAMB18E1_4   |     1|
|144   |RAMB18E1_40  |     1|
|145   |RAMB18E1_41  |     1|
|146   |RAMB18E1_42  |     1|
|147   |RAMB18E1_43  |     1|
|148   |RAMB18E1_44  |     1|
|149   |RAMB18E1_45  |     1|
|150   |RAMB18E1_46  |     1|
|151   |RAMB18E1_47  |     1|
|152   |RAMB18E1_48  |     1|
|153   |RAMB18E1_49  |     1|
|154   |RAMB18E1_5   |     1|
|155   |RAMB18E1_50  |     1|
|156   |RAMB18E1_51  |     1|
|157   |RAMB18E1_52  |     1|
|158   |RAMB18E1_53  |     1|
|159   |RAMB18E1_54  |     1|
|160   |RAMB18E1_55  |     1|
|161   |RAMB18E1_56  |     1|
|162   |RAMB18E1_57  |     1|
|163   |RAMB18E1_58  |     1|
|164   |RAMB18E1_59  |     1|
|165   |RAMB18E1_6   |     1|
|166   |RAMB18E1_60  |     1|
|167   |RAMB18E1_61  |     1|
|168   |RAMB18E1_62  |     1|
|169   |RAMB18E1_63  |     1|
|170   |RAMB18E1_64  |     1|
|171   |RAMB18E1_65  |     1|
|172   |RAMB18E1_66  |     1|
|173   |RAMB18E1_67  |     1|
|174   |RAMB18E1_68  |     1|
|175   |RAMB18E1_69  |     1|
|176   |RAMB18E1_7   |     1|
|177   |RAMB18E1_70  |     1|
|178   |RAMB18E1_71  |     1|
|179   |RAMB18E1_72  |     1|
|180   |RAMB18E1_73  |     1|
|181   |RAMB18E1_74  |     1|
|182   |RAMB18E1_75  |     1|
|183   |RAMB18E1_76  |     1|
|184   |RAMB18E1_77  |     1|
|185   |RAMB18E1_78  |     1|
|186   |RAMB18E1_79  |     1|
|187   |RAMB18E1_8   |     1|
|188   |RAMB18E1_80  |     1|
|189   |RAMB18E1_81  |     1|
|190   |RAMB18E1_82  |     1|
|191   |RAMB18E1_83  |     1|
|192   |RAMB18E1_84  |     1|
|193   |RAMB18E1_85  |     1|
|194   |RAMB18E1_86  |     1|
|195   |RAMB18E1_87  |     1|
|196   |RAMB18E1_88  |     1|
|197   |RAMB18E1_89  |     1|
|198   |RAMB18E1_90  |     1|
|199   |RAMB18E1_91  |     1|
|200   |RAMB18E1_92  |     1|
|201   |RAMB18E1_93  |     1|
|202   |RAMB18E1_94  |     1|
|203   |RAMB18E1_95  |     1|
|204   |RAMB36E1     |     1|
|205   |RAMB36E1_1   |     1|
|206   |FDCE         |  4960|
|207   |FDRE         | 21024|
|208   |FDSE         |    33|
|209   |LD           |    40|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------+------+
|      |Instance                             |Module                        |Cells |
+------+-------------------------------------+------------------------------+------+
|1     |top                                  |                              | 49766|
|2     |  inst                               |top_mlp                       | 49766|
|3     |    main                             |mlp_top                       | 49766|
|4     |      u_top_LAYER1                   |top_LAYER1                    | 25958|
|5     |        control                      |local_control_layer1          |  5690|
|6     |        streamline_inst              |streamline_operator_1         | 14042|
|7     |          \mac_gen[0].ACC_1          |streamline_acc_1_178          |   101|
|8     |          \mac_gen[0].MAC_ELEMENT    |streamline_mac_179            |     2|
|9     |          \mac_gen[100].ACC_1        |streamline_acc_1_180          |   101|
|10    |          \mac_gen[100].MAC_ELEMENT  |streamline_mac_181            |     2|
|11    |          \mac_gen[101].ACC_1        |streamline_acc_1_182          |   101|
|12    |          \mac_gen[101].MAC_ELEMENT  |streamline_mac_183            |     2|
|13    |          \mac_gen[102].ACC_1        |streamline_acc_1_184          |   101|
|14    |          \mac_gen[102].MAC_ELEMENT  |streamline_mac_185            |     2|
|15    |          \mac_gen[103].ACC_1        |streamline_acc_1_186          |   101|
|16    |          \mac_gen[103].MAC_ELEMENT  |streamline_mac_187            |     2|
|17    |          \mac_gen[104].ACC_1        |streamline_acc_1_188          |   101|
|18    |          \mac_gen[104].MAC_ELEMENT  |streamline_mac_189            |     2|
|19    |          \mac_gen[105].ACC_1        |streamline_acc_1_190          |   101|
|20    |          \mac_gen[105].MAC_ELEMENT  |streamline_mac_191            |     2|
|21    |          \mac_gen[106].ACC_1        |streamline_acc_1_192          |   101|
|22    |          \mac_gen[106].MAC_ELEMENT  |streamline_mac_193            |     2|
|23    |          \mac_gen[107].ACC_1        |streamline_acc_1_194          |   101|
|24    |          \mac_gen[107].MAC_ELEMENT  |streamline_mac_195            |     2|
|25    |          \mac_gen[108].ACC_1        |streamline_acc_1_196          |   101|
|26    |          \mac_gen[108].MAC_ELEMENT  |streamline_mac_197            |     2|
|27    |          \mac_gen[109].ACC_1        |streamline_acc_1_198          |   101|
|28    |          \mac_gen[109].MAC_ELEMENT  |streamline_mac_199            |     2|
|29    |          \mac_gen[10].ACC_1         |streamline_acc_1_200          |   101|
|30    |          \mac_gen[10].MAC_ELEMENT   |streamline_mac_201            |     2|
|31    |          \mac_gen[110].ACC_1        |streamline_acc_1_202          |   101|
|32    |          \mac_gen[110].MAC_ELEMENT  |streamline_mac_203            |     2|
|33    |          \mac_gen[111].ACC_1        |streamline_acc_1_204          |   101|
|34    |          \mac_gen[111].MAC_ELEMENT  |streamline_mac_205            |     2|
|35    |          \mac_gen[112].ACC_1        |streamline_acc_1_206          |   101|
|36    |          \mac_gen[112].MAC_ELEMENT  |streamline_mac_207            |     2|
|37    |          \mac_gen[113].ACC_1        |streamline_acc_1_208          |   101|
|38    |          \mac_gen[113].MAC_ELEMENT  |streamline_mac_209            |     2|
|39    |          \mac_gen[114].ACC_1        |streamline_acc_1_210          |   101|
|40    |          \mac_gen[114].MAC_ELEMENT  |streamline_mac_211            |     2|
|41    |          \mac_gen[115].ACC_1        |streamline_acc_1_212          |   101|
|42    |          \mac_gen[115].MAC_ELEMENT  |streamline_mac_213            |     2|
|43    |          \mac_gen[116].ACC_1        |streamline_acc_1_214          |   101|
|44    |          \mac_gen[116].MAC_ELEMENT  |streamline_mac_215            |     2|
|45    |          \mac_gen[117].ACC_1        |streamline_acc_1_216          |   101|
|46    |          \mac_gen[117].MAC_ELEMENT  |streamline_mac_217            |     2|
|47    |          \mac_gen[118].ACC_1        |streamline_acc_1_218          |   101|
|48    |          \mac_gen[118].MAC_ELEMENT  |streamline_mac_219            |     2|
|49    |          \mac_gen[119].ACC_1        |streamline_acc_1_220          |   101|
|50    |          \mac_gen[119].MAC_ELEMENT  |streamline_mac_221            |     2|
|51    |          \mac_gen[11].ACC_1         |streamline_acc_1_222          |   101|
|52    |          \mac_gen[11].MAC_ELEMENT   |streamline_mac_223            |     2|
|53    |          \mac_gen[120].ACC_1        |streamline_acc_1_224          |   101|
|54    |          \mac_gen[120].MAC_ELEMENT  |streamline_mac_225            |     2|
|55    |          \mac_gen[121].ACC_1        |streamline_acc_1_226          |   101|
|56    |          \mac_gen[121].MAC_ELEMENT  |streamline_mac_227            |     2|
|57    |          \mac_gen[122].ACC_1        |streamline_acc_1_228          |   101|
|58    |          \mac_gen[122].MAC_ELEMENT  |streamline_mac_229            |     2|
|59    |          \mac_gen[123].ACC_1        |streamline_acc_1_230          |   101|
|60    |          \mac_gen[123].MAC_ELEMENT  |streamline_mac_231            |     2|
|61    |          \mac_gen[124].ACC_1        |streamline_acc_1_232          |   101|
|62    |          \mac_gen[124].MAC_ELEMENT  |streamline_mac_233            |     2|
|63    |          \mac_gen[125].ACC_1        |streamline_acc_1_234          |   101|
|64    |          \mac_gen[125].MAC_ELEMENT  |streamline_mac_235            |     2|
|65    |          \mac_gen[126].ACC_1        |streamline_acc_1_236          |   101|
|66    |          \mac_gen[126].MAC_ELEMENT  |streamline_mac_237            |     2|
|67    |          \mac_gen[127].ACC_1        |streamline_acc_1_238          |   101|
|68    |          \mac_gen[127].MAC_ELEMENT  |streamline_mac_239            |     2|
|69    |          \mac_gen[12].ACC_1         |streamline_acc_1_240          |   101|
|70    |          \mac_gen[12].MAC_ELEMENT   |streamline_mac_241            |     2|
|71    |          \mac_gen[13].ACC_1         |streamline_acc_1_242          |   101|
|72    |          \mac_gen[13].MAC_ELEMENT   |streamline_mac_243            |     2|
|73    |          \mac_gen[14].ACC_1         |streamline_acc_1_244          |   101|
|74    |          \mac_gen[14].MAC_ELEMENT   |streamline_mac_245            |   105|
|75    |          \mac_gen[15].ACC_1         |streamline_acc_1_246          |   101|
|76    |          \mac_gen[15].MAC_ELEMENT   |streamline_mac_247            |     2|
|77    |          \mac_gen[16].ACC_1         |streamline_acc_1_248          |   101|
|78    |          \mac_gen[16].MAC_ELEMENT   |streamline_mac_249            |     2|
|79    |          \mac_gen[17].ACC_1         |streamline_acc_1_250          |   101|
|80    |          \mac_gen[17].MAC_ELEMENT   |streamline_mac_251            |     2|
|81    |          \mac_gen[18].ACC_1         |streamline_acc_1_252          |   101|
|82    |          \mac_gen[18].MAC_ELEMENT   |streamline_mac_253            |     2|
|83    |          \mac_gen[19].ACC_1         |streamline_acc_1_254          |   101|
|84    |          \mac_gen[19].MAC_ELEMENT   |streamline_mac_255            |     2|
|85    |          \mac_gen[1].ACC_1          |streamline_acc_1_256          |   101|
|86    |          \mac_gen[1].MAC_ELEMENT    |streamline_mac_257            |     2|
|87    |          \mac_gen[20].ACC_1         |streamline_acc_1_258          |   101|
|88    |          \mac_gen[20].MAC_ELEMENT   |streamline_mac_259            |     2|
|89    |          \mac_gen[21].ACC_1         |streamline_acc_1_260          |   101|
|90    |          \mac_gen[21].MAC_ELEMENT   |streamline_mac_261            |     2|
|91    |          \mac_gen[22].ACC_1         |streamline_acc_1_262          |   101|
|92    |          \mac_gen[22].MAC_ELEMENT   |streamline_mac_263            |     2|
|93    |          \mac_gen[23].ACC_1         |streamline_acc_1_264          |   101|
|94    |          \mac_gen[23].MAC_ELEMENT   |streamline_mac_265            |     2|
|95    |          \mac_gen[24].ACC_1         |streamline_acc_1_266          |   101|
|96    |          \mac_gen[24].MAC_ELEMENT   |streamline_mac_267            |     2|
|97    |          \mac_gen[25].ACC_1         |streamline_acc_1_268          |   101|
|98    |          \mac_gen[25].MAC_ELEMENT   |streamline_mac_269            |     2|
|99    |          \mac_gen[26].ACC_1         |streamline_acc_1_270          |   101|
|100   |          \mac_gen[26].MAC_ELEMENT   |streamline_mac_271            |     2|
|101   |          \mac_gen[27].ACC_1         |streamline_acc_1_272          |   101|
|102   |          \mac_gen[27].MAC_ELEMENT   |streamline_mac_273            |     2|
|103   |          \mac_gen[28].ACC_1         |streamline_acc_1_274          |   101|
|104   |          \mac_gen[28].MAC_ELEMENT   |streamline_mac_275            |     2|
|105   |          \mac_gen[29].ACC_1         |streamline_acc_1_276          |   101|
|106   |          \mac_gen[29].MAC_ELEMENT   |streamline_mac_277            |     2|
|107   |          \mac_gen[2].ACC_1          |streamline_acc_1_278          |   101|
|108   |          \mac_gen[2].MAC_ELEMENT    |streamline_mac_279            |     2|
|109   |          \mac_gen[30].ACC_1         |streamline_acc_1_280          |   101|
|110   |          \mac_gen[30].MAC_ELEMENT   |streamline_mac_281            |     2|
|111   |          \mac_gen[31].ACC_1         |streamline_acc_1_282          |   101|
|112   |          \mac_gen[31].MAC_ELEMENT   |streamline_mac_283            |     2|
|113   |          \mac_gen[32].ACC_1         |streamline_acc_1_284          |   101|
|114   |          \mac_gen[32].MAC_ELEMENT   |streamline_mac_285            |     2|
|115   |          \mac_gen[33].ACC_1         |streamline_acc_1_286          |   101|
|116   |          \mac_gen[33].MAC_ELEMENT   |streamline_mac_287            |     2|
|117   |          \mac_gen[34].ACC_1         |streamline_acc_1_288          |   101|
|118   |          \mac_gen[34].MAC_ELEMENT   |streamline_mac_289            |     2|
|119   |          \mac_gen[35].ACC_1         |streamline_acc_1_290          |   101|
|120   |          \mac_gen[35].MAC_ELEMENT   |streamline_mac_291            |     2|
|121   |          \mac_gen[36].ACC_1         |streamline_acc_1_292          |   101|
|122   |          \mac_gen[36].MAC_ELEMENT   |streamline_mac_293            |     2|
|123   |          \mac_gen[37].ACC_1         |streamline_acc_1_294          |   101|
|124   |          \mac_gen[37].MAC_ELEMENT   |streamline_mac_295            |     2|
|125   |          \mac_gen[38].ACC_1         |streamline_acc_1_296          |   101|
|126   |          \mac_gen[38].MAC_ELEMENT   |streamline_mac_297            |     2|
|127   |          \mac_gen[39].ACC_1         |streamline_acc_1_298          |   101|
|128   |          \mac_gen[39].MAC_ELEMENT   |streamline_mac_299            |     2|
|129   |          \mac_gen[3].ACC_1          |streamline_acc_1_300          |   101|
|130   |          \mac_gen[3].MAC_ELEMENT    |streamline_mac_301            |     2|
|131   |          \mac_gen[40].ACC_1         |streamline_acc_1_302          |   101|
|132   |          \mac_gen[40].MAC_ELEMENT   |streamline_mac_303            |     2|
|133   |          \mac_gen[41].ACC_1         |streamline_acc_1_304          |   101|
|134   |          \mac_gen[41].MAC_ELEMENT   |streamline_mac_305            |     2|
|135   |          \mac_gen[42].ACC_1         |streamline_acc_1_306          |   101|
|136   |          \mac_gen[42].MAC_ELEMENT   |streamline_mac_307            |     2|
|137   |          \mac_gen[43].ACC_1         |streamline_acc_1_308          |   101|
|138   |          \mac_gen[43].MAC_ELEMENT   |streamline_mac_309            |     2|
|139   |          \mac_gen[44].ACC_1         |streamline_acc_1_310          |   101|
|140   |          \mac_gen[44].MAC_ELEMENT   |streamline_mac_311            |     2|
|141   |          \mac_gen[45].ACC_1         |streamline_acc_1_312          |   101|
|142   |          \mac_gen[45].MAC_ELEMENT   |streamline_mac_313            |     2|
|143   |          \mac_gen[46].ACC_1         |streamline_acc_1_314          |   101|
|144   |          \mac_gen[46].MAC_ELEMENT   |streamline_mac_315            |     2|
|145   |          \mac_gen[47].ACC_1         |streamline_acc_1_316          |   101|
|146   |          \mac_gen[47].MAC_ELEMENT   |streamline_mac_317            |     2|
|147   |          \mac_gen[48].ACC_1         |streamline_acc_1_318          |   101|
|148   |          \mac_gen[48].MAC_ELEMENT   |streamline_mac_319            |     2|
|149   |          \mac_gen[49].ACC_1         |streamline_acc_1_320          |   101|
|150   |          \mac_gen[49].MAC_ELEMENT   |streamline_mac_321            |     2|
|151   |          \mac_gen[4].ACC_1          |streamline_acc_1_322          |   101|
|152   |          \mac_gen[4].MAC_ELEMENT    |streamline_mac_323            |     2|
|153   |          \mac_gen[50].ACC_1         |streamline_acc_1_324          |   101|
|154   |          \mac_gen[50].MAC_ELEMENT   |streamline_mac_325            |     2|
|155   |          \mac_gen[51].ACC_1         |streamline_acc_1_326          |   101|
|156   |          \mac_gen[51].MAC_ELEMENT   |streamline_mac_327            |     2|
|157   |          \mac_gen[52].ACC_1         |streamline_acc_1_328          |   101|
|158   |          \mac_gen[52].MAC_ELEMENT   |streamline_mac_329            |     2|
|159   |          \mac_gen[53].ACC_1         |streamline_acc_1_330          |   101|
|160   |          \mac_gen[53].MAC_ELEMENT   |streamline_mac_331            |     2|
|161   |          \mac_gen[54].ACC_1         |streamline_acc_1_332          |   101|
|162   |          \mac_gen[54].MAC_ELEMENT   |streamline_mac_333            |     2|
|163   |          \mac_gen[55].ACC_1         |streamline_acc_1_334          |   101|
|164   |          \mac_gen[55].MAC_ELEMENT   |streamline_mac_335            |     2|
|165   |          \mac_gen[56].ACC_1         |streamline_acc_1_336          |   101|
|166   |          \mac_gen[56].MAC_ELEMENT   |streamline_mac_337            |     2|
|167   |          \mac_gen[57].ACC_1         |streamline_acc_1_338          |   101|
|168   |          \mac_gen[57].MAC_ELEMENT   |streamline_mac_339            |     2|
|169   |          \mac_gen[58].ACC_1         |streamline_acc_1_340          |   101|
|170   |          \mac_gen[58].MAC_ELEMENT   |streamline_mac_341            |     2|
|171   |          \mac_gen[59].ACC_1         |streamline_acc_1_342          |   101|
|172   |          \mac_gen[59].MAC_ELEMENT   |streamline_mac_343            |     2|
|173   |          \mac_gen[5].ACC_1          |streamline_acc_1_344          |   101|
|174   |          \mac_gen[5].MAC_ELEMENT    |streamline_mac_345            |     2|
|175   |          \mac_gen[60].ACC_1         |streamline_acc_1_346          |   101|
|176   |          \mac_gen[60].MAC_ELEMENT   |streamline_mac_347            |     2|
|177   |          \mac_gen[61].ACC_1         |streamline_acc_1_348          |   101|
|178   |          \mac_gen[61].MAC_ELEMENT   |streamline_mac_349            |     2|
|179   |          \mac_gen[62].ACC_1         |streamline_acc_1_350          |   101|
|180   |          \mac_gen[62].MAC_ELEMENT   |streamline_mac_351            |     2|
|181   |          \mac_gen[63].ACC_1         |streamline_acc_1_352          |   101|
|182   |          \mac_gen[63].MAC_ELEMENT   |streamline_mac_353            |     2|
|183   |          \mac_gen[64].ACC_1         |streamline_acc_1_354          |   101|
|184   |          \mac_gen[64].MAC_ELEMENT   |streamline_mac_355            |     2|
|185   |          \mac_gen[65].ACC_1         |streamline_acc_1_356          |   101|
|186   |          \mac_gen[65].MAC_ELEMENT   |streamline_mac_357            |     2|
|187   |          \mac_gen[66].ACC_1         |streamline_acc_1_358          |   101|
|188   |          \mac_gen[66].MAC_ELEMENT   |streamline_mac_359            |     2|
|189   |          \mac_gen[67].ACC_1         |streamline_acc_1_360          |   101|
|190   |          \mac_gen[67].MAC_ELEMENT   |streamline_mac_361            |     2|
|191   |          \mac_gen[68].ACC_1         |streamline_acc_1_362          |   101|
|192   |          \mac_gen[68].MAC_ELEMENT   |streamline_mac_363            |     2|
|193   |          \mac_gen[69].ACC_1         |streamline_acc_1_364          |   101|
|194   |          \mac_gen[69].MAC_ELEMENT   |streamline_mac_365            |     2|
|195   |          \mac_gen[6].ACC_1          |streamline_acc_1_366          |   101|
|196   |          \mac_gen[6].MAC_ELEMENT    |streamline_mac_367            |     2|
|197   |          \mac_gen[70].ACC_1         |streamline_acc_1_368          |   101|
|198   |          \mac_gen[70].MAC_ELEMENT   |streamline_mac_369            |     2|
|199   |          \mac_gen[71].ACC_1         |streamline_acc_1_370          |   101|
|200   |          \mac_gen[71].MAC_ELEMENT   |streamline_mac_371            |     2|
|201   |          \mac_gen[72].ACC_1         |streamline_acc_1_372          |   101|
|202   |          \mac_gen[72].MAC_ELEMENT   |streamline_mac_373            |     2|
|203   |          \mac_gen[73].ACC_1         |streamline_acc_1_374          |   101|
|204   |          \mac_gen[73].MAC_ELEMENT   |streamline_mac_375            |     2|
|205   |          \mac_gen[74].ACC_1         |streamline_acc_1_376          |   101|
|206   |          \mac_gen[74].MAC_ELEMENT   |streamline_mac_377            |     2|
|207   |          \mac_gen[75].ACC_1         |streamline_acc_1_378          |   101|
|208   |          \mac_gen[75].MAC_ELEMENT   |streamline_mac_379            |     2|
|209   |          \mac_gen[76].ACC_1         |streamline_acc_1_380          |   101|
|210   |          \mac_gen[76].MAC_ELEMENT   |streamline_mac_381            |     2|
|211   |          \mac_gen[77].ACC_1         |streamline_acc_1_382          |   101|
|212   |          \mac_gen[77].MAC_ELEMENT   |streamline_mac_383            |    17|
|213   |          \mac_gen[78].ACC_1         |streamline_acc_1_384          |   101|
|214   |          \mac_gen[78].MAC_ELEMENT   |streamline_mac_385            |     2|
|215   |          \mac_gen[79].ACC_1         |streamline_acc_1_386          |   101|
|216   |          \mac_gen[79].MAC_ELEMENT   |streamline_mac_387            |     2|
|217   |          \mac_gen[7].ACC_1          |streamline_acc_1_388          |   101|
|218   |          \mac_gen[7].MAC_ELEMENT    |streamline_mac_389            |     2|
|219   |          \mac_gen[80].ACC_1         |streamline_acc_1_390          |   101|
|220   |          \mac_gen[80].MAC_ELEMENT   |streamline_mac_391            |     2|
|221   |          \mac_gen[81].ACC_1         |streamline_acc_1_392          |   101|
|222   |          \mac_gen[81].MAC_ELEMENT   |streamline_mac_393            |     2|
|223   |          \mac_gen[82].ACC_1         |streamline_acc_1_394          |   101|
|224   |          \mac_gen[82].MAC_ELEMENT   |streamline_mac_395            |     2|
|225   |          \mac_gen[83].ACC_1         |streamline_acc_1_396          |   101|
|226   |          \mac_gen[83].MAC_ELEMENT   |streamline_mac_397            |     2|
|227   |          \mac_gen[84].ACC_1         |streamline_acc_1_398          |   101|
|228   |          \mac_gen[84].MAC_ELEMENT   |streamline_mac_399            |     2|
|229   |          \mac_gen[85].ACC_1         |streamline_acc_1_400          |   101|
|230   |          \mac_gen[85].MAC_ELEMENT   |streamline_mac_401            |     2|
|231   |          \mac_gen[86].ACC_1         |streamline_acc_1_402          |   101|
|232   |          \mac_gen[86].MAC_ELEMENT   |streamline_mac_403            |     2|
|233   |          \mac_gen[87].ACC_1         |streamline_acc_1_404          |   101|
|234   |          \mac_gen[87].MAC_ELEMENT   |streamline_mac_405            |     2|
|235   |          \mac_gen[88].ACC_1         |streamline_acc_1_406          |   101|
|236   |          \mac_gen[88].MAC_ELEMENT   |streamline_mac_407            |     2|
|237   |          \mac_gen[89].ACC_1         |streamline_acc_1_408          |   101|
|238   |          \mac_gen[89].MAC_ELEMENT   |streamline_mac_409            |     2|
|239   |          \mac_gen[8].ACC_1          |streamline_acc_1_410          |   101|
|240   |          \mac_gen[8].MAC_ELEMENT    |streamline_mac_411            |     2|
|241   |          \mac_gen[90].ACC_1         |streamline_acc_1_412          |   101|
|242   |          \mac_gen[90].MAC_ELEMENT   |streamline_mac_413            |     2|
|243   |          \mac_gen[91].ACC_1         |streamline_acc_1_414          |   101|
|244   |          \mac_gen[91].MAC_ELEMENT   |streamline_mac_415            |     2|
|245   |          \mac_gen[92].ACC_1         |streamline_acc_1_416          |   101|
|246   |          \mac_gen[92].MAC_ELEMENT   |streamline_mac_417            |     2|
|247   |          \mac_gen[93].ACC_1         |streamline_acc_1_418          |   101|
|248   |          \mac_gen[93].MAC_ELEMENT   |streamline_mac_419            |     2|
|249   |          \mac_gen[94].ACC_1         |streamline_acc_1_420          |   101|
|250   |          \mac_gen[94].MAC_ELEMENT   |streamline_mac_421            |     2|
|251   |          \mac_gen[95].ACC_1         |streamline_acc_1_422          |   101|
|252   |          \mac_gen[95].MAC_ELEMENT   |streamline_mac_423            |     2|
|253   |          \mac_gen[96].ACC_1         |streamline_acc_1_424          |   101|
|254   |          \mac_gen[96].MAC_ELEMENT   |streamline_mac_425            |   150|
|255   |          \mac_gen[97].ACC_1         |streamline_acc_1_426          |   101|
|256   |          \mac_gen[97].MAC_ELEMENT   |streamline_mac_427            |   150|
|257   |          \mac_gen[98].ACC_1         |streamline_acc_1_428          |   101|
|258   |          \mac_gen[98].MAC_ELEMENT   |streamline_mac_429            |   150|
|259   |          \mac_gen[99].ACC_1         |streamline_acc_1_430          |   101|
|260   |          \mac_gen[99].MAC_ELEMENT   |streamline_mac_431            |   150|
|261   |          \mac_gen[9].ACC_1          |streamline_acc_1_432          |   101|
|262   |          \mac_gen[9].MAC_ELEMENT    |streamline_mac_433            |   150|
|263   |        w_buffer                     |w_buffer_full                 |   273|
|264   |      u_top_LAYER2                   |top_LAYER2                    |  8212|
|265   |        local_control_layer2         |local_control_layer2          |  1182|
|266   |        streamline_inst              |streamline_operator_2_113     |  3542|
|267   |          \mac_gen[0].ACC_1          |streamline_acc_1_114          |   101|
|268   |          \mac_gen[0].MAC_ELEMENT    |streamline_mac_115            |    12|
|269   |          \mac_gen[10].ACC_1         |streamline_acc_1_116          |   101|
|270   |          \mac_gen[10].MAC_ELEMENT   |streamline_mac_117            |     2|
|271   |          \mac_gen[11].ACC_1         |streamline_acc_1_118          |   101|
|272   |          \mac_gen[11].MAC_ELEMENT   |streamline_mac_119            |     2|
|273   |          \mac_gen[12].ACC_1         |streamline_acc_1_120          |   101|
|274   |          \mac_gen[12].MAC_ELEMENT   |streamline_mac_121            |     2|
|275   |          \mac_gen[13].ACC_1         |streamline_acc_1_122          |   101|
|276   |          \mac_gen[13].MAC_ELEMENT   |streamline_mac_123            |     2|
|277   |          \mac_gen[14].ACC_1         |streamline_acc_1_124          |   101|
|278   |          \mac_gen[14].MAC_ELEMENT   |streamline_mac_125            |     2|
|279   |          \mac_gen[15].ACC_1         |streamline_acc_1_126          |   101|
|280   |          \mac_gen[15].MAC_ELEMENT   |streamline_mac_127            |     2|
|281   |          \mac_gen[16].ACC_1         |streamline_acc_1_128          |   101|
|282   |          \mac_gen[16].MAC_ELEMENT   |streamline_mac_129            |     2|
|283   |          \mac_gen[17].ACC_1         |streamline_acc_1_130          |   101|
|284   |          \mac_gen[17].MAC_ELEMENT   |streamline_mac_131            |     2|
|285   |          \mac_gen[18].ACC_1         |streamline_acc_1_132          |   101|
|286   |          \mac_gen[18].MAC_ELEMENT   |streamline_mac_133            |     2|
|287   |          \mac_gen[19].ACC_1         |streamline_acc_1_134          |   101|
|288   |          \mac_gen[19].MAC_ELEMENT   |streamline_mac_135            |     2|
|289   |          \mac_gen[1].ACC_1          |streamline_acc_1_136          |   101|
|290   |          \mac_gen[1].MAC_ELEMENT    |streamline_mac_137            |     2|
|291   |          \mac_gen[20].ACC_1         |streamline_acc_1_138          |   101|
|292   |          \mac_gen[20].MAC_ELEMENT   |streamline_mac_139            |     2|
|293   |          \mac_gen[21].ACC_1         |streamline_acc_1_140          |   101|
|294   |          \mac_gen[21].MAC_ELEMENT   |streamline_mac_141            |     2|
|295   |          \mac_gen[22].ACC_1         |streamline_acc_1_142          |   101|
|296   |          \mac_gen[22].MAC_ELEMENT   |streamline_mac_143            |     2|
|297   |          \mac_gen[23].ACC_1         |streamline_acc_1_144          |   101|
|298   |          \mac_gen[23].MAC_ELEMENT   |streamline_mac_145            |     2|
|299   |          \mac_gen[24].ACC_1         |streamline_acc_1_146          |   101|
|300   |          \mac_gen[24].MAC_ELEMENT   |streamline_mac_147            |     2|
|301   |          \mac_gen[25].ACC_1         |streamline_acc_1_148          |   101|
|302   |          \mac_gen[25].MAC_ELEMENT   |streamline_mac_149            |     2|
|303   |          \mac_gen[26].ACC_1         |streamline_acc_1_150          |   101|
|304   |          \mac_gen[26].MAC_ELEMENT   |streamline_mac_151            |     2|
|305   |          \mac_gen[27].ACC_1         |streamline_acc_1_152          |   101|
|306   |          \mac_gen[27].MAC_ELEMENT   |streamline_mac_153            |     2|
|307   |          \mac_gen[28].ACC_1         |streamline_acc_1_154          |   101|
|308   |          \mac_gen[28].MAC_ELEMENT   |streamline_mac_155            |     2|
|309   |          \mac_gen[29].ACC_1         |streamline_acc_1_156          |   101|
|310   |          \mac_gen[29].MAC_ELEMENT   |streamline_mac_157            |     2|
|311   |          \mac_gen[2].ACC_1          |streamline_acc_1_158          |   101|
|312   |          \mac_gen[2].MAC_ELEMENT    |streamline_mac_159            |     2|
|313   |          \mac_gen[30].ACC_1         |streamline_acc_1_160          |   101|
|314   |          \mac_gen[30].MAC_ELEMENT   |streamline_mac_161            |     2|
|315   |          \mac_gen[31].ACC_1         |streamline_acc_1_162          |   101|
|316   |          \mac_gen[31].MAC_ELEMENT   |streamline_mac_163            |     2|
|317   |          \mac_gen[3].ACC_1          |streamline_acc_1_164          |   101|
|318   |          \mac_gen[3].MAC_ELEMENT    |streamline_mac_165            |     2|
|319   |          \mac_gen[4].ACC_1          |streamline_acc_1_166          |   101|
|320   |          \mac_gen[4].MAC_ELEMENT    |streamline_mac_167            |     2|
|321   |          \mac_gen[5].ACC_1          |streamline_acc_1_168          |   101|
|322   |          \mac_gen[5].MAC_ELEMENT    |streamline_mac_169            |     2|
|323   |          \mac_gen[6].ACC_1          |streamline_acc_1_170          |   101|
|324   |          \mac_gen[6].MAC_ELEMENT    |streamline_mac_171            |     2|
|325   |          \mac_gen[7].ACC_1          |streamline_acc_1_172          |   101|
|326   |          \mac_gen[7].MAC_ELEMENT    |streamline_mac_173            |     2|
|327   |          \mac_gen[8].ACC_1          |streamline_acc_1_174          |   101|
|328   |          \mac_gen[8].MAC_ELEMENT    |streamline_mac_175            |     2|
|329   |          \mac_gen[9].ACC_1          |streamline_acc_1_176          |   101|
|330   |          \mac_gen[9].MAC_ELEMENT    |streamline_mac_177            |   206|
|331   |        w_buffer_half                |w_buffer_half                 |   320|
|332   |      u_top_LAYER3                   |top_LAYER3                    |  9072|
|333   |        local_control_layer3         |local_control_layer3          |  1189|
|334   |        streamline_inst              |streamline_operator_2         |  3542|
|335   |          \mac_gen[0].ACC_1          |streamline_acc_1_49           |   101|
|336   |          \mac_gen[0].MAC_ELEMENT    |streamline_mac_50             |    12|
|337   |          \mac_gen[10].ACC_1         |streamline_acc_1_51           |   101|
|338   |          \mac_gen[10].MAC_ELEMENT   |streamline_mac_52             |     2|
|339   |          \mac_gen[11].ACC_1         |streamline_acc_1_53           |   101|
|340   |          \mac_gen[11].MAC_ELEMENT   |streamline_mac_54             |     2|
|341   |          \mac_gen[12].ACC_1         |streamline_acc_1_55           |   101|
|342   |          \mac_gen[12].MAC_ELEMENT   |streamline_mac_56             |     2|
|343   |          \mac_gen[13].ACC_1         |streamline_acc_1_57           |   101|
|344   |          \mac_gen[13].MAC_ELEMENT   |streamline_mac_58             |     2|
|345   |          \mac_gen[14].ACC_1         |streamline_acc_1_59           |   101|
|346   |          \mac_gen[14].MAC_ELEMENT   |streamline_mac_60             |     2|
|347   |          \mac_gen[15].ACC_1         |streamline_acc_1_61           |   101|
|348   |          \mac_gen[15].MAC_ELEMENT   |streamline_mac_62             |     2|
|349   |          \mac_gen[16].ACC_1         |streamline_acc_1_63           |   101|
|350   |          \mac_gen[16].MAC_ELEMENT   |streamline_mac_64             |     2|
|351   |          \mac_gen[17].ACC_1         |streamline_acc_1_65           |   101|
|352   |          \mac_gen[17].MAC_ELEMENT   |streamline_mac_66             |     2|
|353   |          \mac_gen[18].ACC_1         |streamline_acc_1_67           |   101|
|354   |          \mac_gen[18].MAC_ELEMENT   |streamline_mac_68             |     2|
|355   |          \mac_gen[19].ACC_1         |streamline_acc_1_69           |   101|
|356   |          \mac_gen[19].MAC_ELEMENT   |streamline_mac_70             |     2|
|357   |          \mac_gen[1].ACC_1          |streamline_acc_1_71           |   101|
|358   |          \mac_gen[1].MAC_ELEMENT    |streamline_mac_72             |     2|
|359   |          \mac_gen[20].ACC_1         |streamline_acc_1_73           |   101|
|360   |          \mac_gen[20].MAC_ELEMENT   |streamline_mac_74             |     2|
|361   |          \mac_gen[21].ACC_1         |streamline_acc_1_75           |   101|
|362   |          \mac_gen[21].MAC_ELEMENT   |streamline_mac_76             |     2|
|363   |          \mac_gen[22].ACC_1         |streamline_acc_1_77           |   101|
|364   |          \mac_gen[22].MAC_ELEMENT   |streamline_mac_78             |     2|
|365   |          \mac_gen[23].ACC_1         |streamline_acc_1_79           |   101|
|366   |          \mac_gen[23].MAC_ELEMENT   |streamline_mac_80             |     2|
|367   |          \mac_gen[24].ACC_1         |streamline_acc_1_81           |   101|
|368   |          \mac_gen[24].MAC_ELEMENT   |streamline_mac_82             |     2|
|369   |          \mac_gen[25].ACC_1         |streamline_acc_1_83           |   101|
|370   |          \mac_gen[25].MAC_ELEMENT   |streamline_mac_84             |     2|
|371   |          \mac_gen[26].ACC_1         |streamline_acc_1_85           |   101|
|372   |          \mac_gen[26].MAC_ELEMENT   |streamline_mac_86             |     2|
|373   |          \mac_gen[27].ACC_1         |streamline_acc_1_87           |   101|
|374   |          \mac_gen[27].MAC_ELEMENT   |streamline_mac_88             |     2|
|375   |          \mac_gen[28].ACC_1         |streamline_acc_1_89           |   101|
|376   |          \mac_gen[28].MAC_ELEMENT   |streamline_mac_90             |     2|
|377   |          \mac_gen[29].ACC_1         |streamline_acc_1_91           |   101|
|378   |          \mac_gen[29].MAC_ELEMENT   |streamline_mac_92             |     2|
|379   |          \mac_gen[2].ACC_1          |streamline_acc_1_93           |   101|
|380   |          \mac_gen[2].MAC_ELEMENT    |streamline_mac_94             |     2|
|381   |          \mac_gen[30].ACC_1         |streamline_acc_1_95           |   101|
|382   |          \mac_gen[30].MAC_ELEMENT   |streamline_mac_96             |     2|
|383   |          \mac_gen[31].ACC_1         |streamline_acc_1_97           |   101|
|384   |          \mac_gen[31].MAC_ELEMENT   |streamline_mac_98             |     2|
|385   |          \mac_gen[3].ACC_1          |streamline_acc_1_99           |   101|
|386   |          \mac_gen[3].MAC_ELEMENT    |streamline_mac_100            |     2|
|387   |          \mac_gen[4].ACC_1          |streamline_acc_1_101          |   101|
|388   |          \mac_gen[4].MAC_ELEMENT    |streamline_mac_102            |     2|
|389   |          \mac_gen[5].ACC_1          |streamline_acc_1_103          |   101|
|390   |          \mac_gen[5].MAC_ELEMENT    |streamline_mac_104            |     2|
|391   |          \mac_gen[6].ACC_1          |streamline_acc_1_105          |   101|
|392   |          \mac_gen[6].MAC_ELEMENT    |streamline_mac_106            |     2|
|393   |          \mac_gen[7].ACC_1          |streamline_acc_1_107          |   101|
|394   |          \mac_gen[7].MAC_ELEMENT    |streamline_mac_108            |     2|
|395   |          \mac_gen[8].ACC_1          |streamline_acc_1_109          |   101|
|396   |          \mac_gen[8].MAC_ELEMENT    |streamline_mac_110            |     2|
|397   |          \mac_gen[9].ACC_1          |streamline_acc_1_111          |   101|
|398   |          \mac_gen[9].MAC_ELEMENT    |streamline_mac_112            |   206|
|399   |        w_buffer_half                |w_buffer_half__parameterized0 |   768|
|400   |      u_top_LAYER4                   |top_LAYER4                    |  4396|
|401   |        local_control_layer4         |local_control_layer4          |   620|
|402   |        streamline_inst              |streamline_operator_4         |  1862|
|403   |          \mac_gen[0].ACC_MODE_0     |streamline_acc_1              |   101|
|404   |          \mac_gen[0].MAC_ELEMENT    |streamline_mac_18             |    31|
|405   |          \mac_gen[10].ACC_MODE_0    |streamline_acc_1_19           |   101|
|406   |          \mac_gen[10].MAC_ELEMENT   |streamline_mac_20             |     2|
|407   |          \mac_gen[11].ACC_MODE_0    |streamline_acc_1_21           |   101|
|408   |          \mac_gen[11].MAC_ELEMENT   |streamline_mac_22             |     2|
|409   |          \mac_gen[12].ACC_MODE_0    |streamline_acc_1_23           |   101|
|410   |          \mac_gen[12].MAC_ELEMENT   |streamline_mac_24             |     2|
|411   |          \mac_gen[13].ACC_MODE_0    |streamline_acc_1_25           |   101|
|412   |          \mac_gen[13].MAC_ELEMENT   |streamline_mac_26             |     2|
|413   |          \mac_gen[14].ACC_MODE_0    |streamline_acc_1_27           |   101|
|414   |          \mac_gen[14].MAC_ELEMENT   |streamline_mac_28             |     2|
|415   |          \mac_gen[15].ACC_MODE_0    |streamline_acc_1_29           |   101|
|416   |          \mac_gen[15].MAC_ELEMENT   |streamline_mac_30             |     2|
|417   |          \mac_gen[1].ACC_MODE_0     |streamline_acc_1_31           |   101|
|418   |          \mac_gen[1].MAC_ELEMENT    |streamline_mac_32             |     2|
|419   |          \mac_gen[2].ACC_MODE_0     |streamline_acc_1_33           |   101|
|420   |          \mac_gen[2].MAC_ELEMENT    |streamline_mac_34             |     2|
|421   |          \mac_gen[3].ACC_MODE_0     |streamline_acc_1_35           |   101|
|422   |          \mac_gen[3].MAC_ELEMENT    |streamline_mac_36             |     2|
|423   |          \mac_gen[4].ACC_MODE_0     |streamline_acc_1_37           |   101|
|424   |          \mac_gen[4].MAC_ELEMENT    |streamline_mac_38             |     2|
|425   |          \mac_gen[5].ACC_MODE_0     |streamline_acc_1_39           |   101|
|426   |          \mac_gen[5].MAC_ELEMENT    |streamline_mac_40             |     2|
|427   |          \mac_gen[6].ACC_MODE_0     |streamline_acc_1_41           |   101|
|428   |          \mac_gen[6].MAC_ELEMENT    |streamline_mac_42             |     2|
|429   |          \mac_gen[7].ACC_MODE_0     |streamline_acc_1_43           |   101|
|430   |          \mac_gen[7].MAC_ELEMENT    |streamline_mac_44             |     2|
|431   |          \mac_gen[8].ACC_MODE_0     |streamline_acc_1_45           |   101|
|432   |          \mac_gen[8].MAC_ELEMENT    |streamline_mac_46             |     2|
|433   |          \mac_gen[9].ACC_MODE_0     |streamline_acc_1_47           |   101|
|434   |          \mac_gen[9].MAC_ELEMENT    |streamline_mac_48             |   187|
|435   |        w_buffer_half                |w_buffer_half__parameterized1 |   382|
|436   |      u_top_LAYER5                   |top_LAYER5                    |  1692|
|437   |        local_control_layer5         |local_control_layer5          |    87|
|438   |        streamline_inst              |streamline_operator_5         |   982|
|439   |          \mac_gen[0].ACC_MODE_0     |streamline_acc_1_norelu       |    97|
|440   |          \mac_gen[0].MAC_ELEMENT    |streamline_mac                |     3|
|441   |          \mac_gen[1].ACC_MODE_0     |streamline_acc_1_norelu_0     |    97|
|442   |          \mac_gen[1].MAC_ELEMENT    |streamline_mac_1              |     1|
|443   |          \mac_gen[2].ACC_MODE_0     |streamline_acc_1_norelu_2     |    97|
|444   |          \mac_gen[2].MAC_ELEMENT    |streamline_mac_3              |     1|
|445   |          \mac_gen[3].ACC_MODE_0     |streamline_acc_1_norelu_4     |    97|
|446   |          \mac_gen[3].MAC_ELEMENT    |streamline_mac_5              |     1|
|447   |          \mac_gen[4].ACC_MODE_0     |streamline_acc_1_norelu_6     |    97|
|448   |          \mac_gen[4].MAC_ELEMENT    |streamline_mac_7              |     1|
|449   |          \mac_gen[5].ACC_MODE_0     |streamline_acc_1_norelu_8     |    97|
|450   |          \mac_gen[5].MAC_ELEMENT    |streamline_mac_9              |     1|
|451   |          \mac_gen[6].ACC_MODE_0     |streamline_acc_1_norelu_10    |    97|
|452   |          \mac_gen[6].MAC_ELEMENT    |streamline_mac_11             |     1|
|453   |          \mac_gen[7].ACC_MODE_0     |streamline_acc_1_norelu_12    |    97|
|454   |          \mac_gen[7].MAC_ELEMENT    |streamline_mac_13             |     1|
|455   |          \mac_gen[8].ACC_MODE_0     |streamline_acc_1_norelu_14    |    97|
|456   |          \mac_gen[8].MAC_ELEMENT    |streamline_mac_15             |     1|
|457   |          \mac_gen[9].ACC_MODE_0     |streamline_acc_1_norelu_16    |    97|
|458   |          \mac_gen[9].MAC_ELEMENT    |streamline_mac_17             |     1|
|459   |        w_buffer_full                |w_buffer_full__parameterized0 |    80|
|460   |        y_buf_ctrl                   |y_buf_ctrl                    |   223|
|461   |      x_buffer                       |x_buffer                      |   102|
+------+-------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1342.078 ; gain = 807.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 1342.078 ; gain = 566.172
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:02:20 . Memory (MB): peak = 1342.078 ; gain = 807.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1368.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
650 Infos, 188 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:36 . Memory (MB): peak = 1368.133 ; gain = 1077.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1368.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.133 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1368.133 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 460 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1368.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.133 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_mlp_0_0_utilization_synth.rpt -pb design_1_top_mlp_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 22:18:47 2024...
