
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005348  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005408  08005408  00015408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800548c  0800548c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800548c  0800548c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800548c  0800548c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800548c  0800548c  0001548c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005490  08005490  00015490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005494  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000010  080054a4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  080054a4  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b72  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002063  00000000  00000000  00030baa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee8  00000000  00000000  00032c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  00033af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010e35  00000000  00000000  00034918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011d29  00000000  00000000  0004574d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00062eaf  00000000  00000000  00057476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ba325  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003660  00000000  00000000  000ba378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080053f0 	.word	0x080053f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080053f0 	.word	0x080053f0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_Z13lcd_send_bitehh>:
			i = 129;
		}
	}
}

void lcd_send_bite(uint8_t data, uint8_t rs) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	1c0a      	adds	r2, r1, #0
 8000230:	701a      	strb	r2, [r3, #0]
	uint8_t up = data & 0xF0;
 8000232:	200f      	movs	r0, #15
 8000234:	183b      	adds	r3, r7, r0
 8000236:	1dfa      	adds	r2, r7, #7
 8000238:	7812      	ldrb	r2, [r2, #0]
 800023a:	210f      	movs	r1, #15
 800023c:	438a      	bics	r2, r1
 800023e:	701a      	strb	r2, [r3, #0]
	uint8_t lo = (data << 4) & 0xF0;
 8000240:	1dfb      	adds	r3, r7, #7
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	011a      	lsls	r2, r3, #4
 8000246:	240e      	movs	r4, #14
 8000248:	193b      	adds	r3, r7, r4
 800024a:	701a      	strb	r2, [r3, #0]

	uint8_t data_arr[4];

	data_arr[0] = up | rs | BACKLIGHT | PIN_EN;
 800024c:	183a      	adds	r2, r7, r0
 800024e:	1dbb      	adds	r3, r7, #6
 8000250:	7812      	ldrb	r2, [r2, #0]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	4313      	orrs	r3, r2
 8000256:	b2db      	uxtb	r3, r3
 8000258:	220c      	movs	r2, #12
 800025a:	4313      	orrs	r3, r2
 800025c:	b2da      	uxtb	r2, r3
 800025e:	2108      	movs	r1, #8
 8000260:	187b      	adds	r3, r7, r1
 8000262:	701a      	strb	r2, [r3, #0]
	data_arr[1] = 0;
 8000264:	187b      	adds	r3, r7, r1
 8000266:	2200      	movs	r2, #0
 8000268:	705a      	strb	r2, [r3, #1]
	data_arr[2] = lo | rs | BACKLIGHT | PIN_EN;
 800026a:	193a      	adds	r2, r7, r4
 800026c:	1dbb      	adds	r3, r7, #6
 800026e:	7812      	ldrb	r2, [r2, #0]
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	4313      	orrs	r3, r2
 8000274:	b2db      	uxtb	r3, r3
 8000276:	220c      	movs	r2, #12
 8000278:	4313      	orrs	r3, r2
 800027a:	b2da      	uxtb	r2, r3
 800027c:	187b      	adds	r3, r7, r1
 800027e:	709a      	strb	r2, [r3, #2]
	data_arr[3] = 0;
 8000280:	187b      	adds	r3, r7, r1
 8000282:	2200      	movs	r2, #0
 8000284:	70da      	strb	r2, [r3, #3]

	i2c_state = 1;
 8000286:	4b09      	ldr	r3, [pc, #36]	; (80002ac <_Z13lcd_send_bitehh+0x8c>)
 8000288:	2201      	movs	r2, #1
 800028a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, LCD_ADDR, data_arr, 4);
 800028c:	187a      	adds	r2, r7, r1
 800028e:	4808      	ldr	r0, [pc, #32]	; (80002b0 <_Z13lcd_send_bitehh+0x90>)
 8000290:	2304      	movs	r3, #4
 8000292:	214e      	movs	r1, #78	; 0x4e
 8000294:	f001 fb6a 	bl	800196c <HAL_I2C_Master_Transmit_DMA>
	while (i2c_state == 1) {
 8000298:	4b04      	ldr	r3, [pc, #16]	; (80002ac <_Z13lcd_send_bitehh+0x8c>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d100      	bne.n	80002a2 <_Z13lcd_send_bitehh+0x82>
 80002a0:	e7fa      	b.n	8000298 <_Z13lcd_send_bitehh+0x78>
	}
}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	46bd      	mov	sp, r7
 80002a6:	b005      	add	sp, #20
 80002a8:	bd90      	pop	{r4, r7, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	200001d8 	.word	0x200001d8
 80002b0:	2000002c 	.word	0x2000002c

080002b4 <_Z15lcd_send_stringPc>:


void lcd_send_string(char *str) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
	while (*str) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d009      	beq.n	80002d8 <_Z15lcd_send_stringPc+0x24>
		lcd_send_bite((uint8_t)(*str), 1);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	2101      	movs	r1, #1
 80002ca:	0018      	movs	r0, r3
 80002cc:	f7ff ffa8 	bl	8000220 <_Z13lcd_send_bitehh>
		str++;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	3301      	adds	r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
	while (*str) {
 80002d6:	e7f1      	b.n	80002bc <_Z15lcd_send_stringPc+0x8>
	}
}
 80002d8:	46c0      	nop			; (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	b002      	add	sp, #8
 80002de:	bd80      	pop	{r7, pc}

080002e0 <_Z12button_clickP12GPIO_TypeDefhh>:

uint8_t debounce_count[4] = { 0, 0, 0, 0 }; // Размер массива- количество кнопок
uint8_t button_status[4] = { 0, 0, 0, 0 }; // Размер массива- количество кнопок
uint8_t timer_status = 0;

void button_click(GPIO_TypeDef *GPIOx, uint8_t pin, uint8_t button_num) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	0008      	movs	r0, r1
 80002ea:	0011      	movs	r1, r2
 80002ec:	1cfb      	adds	r3, r7, #3
 80002ee:	1c02      	adds	r2, r0, #0
 80002f0:	701a      	strb	r2, [r3, #0]
 80002f2:	1cbb      	adds	r3, r7, #2
 80002f4:	1c0a      	adds	r2, r1, #0
 80002f6:	701a      	strb	r2, [r3, #0]
	if ((GPIOx->IDR & (1 << pin)) && button_status[button_num] == 0) {
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	691b      	ldr	r3, [r3, #16]
 80002fc:	1cfa      	adds	r2, r7, #3
 80002fe:	7812      	ldrb	r2, [r2, #0]
 8000300:	2101      	movs	r1, #1
 8000302:	4091      	lsls	r1, r2
 8000304:	000a      	movs	r2, r1
 8000306:	4013      	ands	r3, r2
 8000308:	d007      	beq.n	800031a <_Z12button_clickP12GPIO_TypeDefhh+0x3a>
 800030a:	1cbb      	adds	r3, r7, #2
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_Z12button_clickP12GPIO_TypeDefhh+0x9c>)
 8000310:	5cd3      	ldrb	r3, [r2, r3]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d101      	bne.n	800031a <_Z12button_clickP12GPIO_TypeDefhh+0x3a>
 8000316:	2301      	movs	r3, #1
 8000318:	e000      	b.n	800031c <_Z12button_clickP12GPIO_TypeDefhh+0x3c>
 800031a:	2300      	movs	r3, #0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d00e      	beq.n	800033e <_Z12button_clickP12GPIO_TypeDefhh+0x5e>
		button_status[button_num] = 1;
 8000320:	1cbb      	adds	r3, r7, #2
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	4a15      	ldr	r2, [pc, #84]	; (800037c <_Z12button_clickP12GPIO_TypeDefhh+0x9c>)
 8000326:	2101      	movs	r1, #1
 8000328:	54d1      	strb	r1, [r2, r3]
		++timer_status;
 800032a:	4b15      	ldr	r3, [pc, #84]	; (8000380 <_Z12button_clickP12GPIO_TypeDefhh+0xa0>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	3301      	adds	r3, #1
 8000330:	b2da      	uxtb	r2, r3
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <_Z12button_clickP12GPIO_TypeDefhh+0xa0>)
 8000334:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim6); // Включение таймера 6
 8000336:	4b13      	ldr	r3, [pc, #76]	; (8000384 <_Z12button_clickP12GPIO_TypeDefhh+0xa4>)
 8000338:	0018      	movs	r0, r3
 800033a:	f003 ff1b 	bl	8004174 <HAL_TIM_Base_Start_IT>
	}

	if ((GPIOA->IDR & (1 << pin)) == 0 && button_status[button_num] == 2) {
 800033e:	2390      	movs	r3, #144	; 0x90
 8000340:	05db      	lsls	r3, r3, #23
 8000342:	691b      	ldr	r3, [r3, #16]
 8000344:	1cfa      	adds	r2, r7, #3
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	2101      	movs	r1, #1
 800034a:	4091      	lsls	r1, r2
 800034c:	000a      	movs	r2, r1
 800034e:	4013      	ands	r3, r2
 8000350:	d107      	bne.n	8000362 <_Z12button_clickP12GPIO_TypeDefhh+0x82>
 8000352:	1cbb      	adds	r3, r7, #2
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	4a09      	ldr	r2, [pc, #36]	; (800037c <_Z12button_clickP12GPIO_TypeDefhh+0x9c>)
 8000358:	5cd3      	ldrb	r3, [r2, r3]
 800035a:	2b02      	cmp	r3, #2
 800035c:	d101      	bne.n	8000362 <_Z12button_clickP12GPIO_TypeDefhh+0x82>
 800035e:	2301      	movs	r3, #1
 8000360:	e000      	b.n	8000364 <_Z12button_clickP12GPIO_TypeDefhh+0x84>
 8000362:	2300      	movs	r3, #0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d004      	beq.n	8000372 <_Z12button_clickP12GPIO_TypeDefhh+0x92>
		button_status[button_num] = 0;
 8000368:	1cbb      	adds	r3, r7, #2
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4a03      	ldr	r2, [pc, #12]	; (800037c <_Z12button_clickP12GPIO_TypeDefhh+0x9c>)
 800036e:	2100      	movs	r1, #0
 8000370:	54d1      	strb	r1, [r2, r3]
	}
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b002      	add	sp, #8
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	200001e0 	.word	0x200001e0
 8000380:	200001e4 	.word	0x200001e4
 8000384:	20000108 	.word	0x20000108

08000388 <_Z16button_interrupth>:

void button_interrupt(uint8_t button_num) {
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	0002      	movs	r2, r0
 8000390:	1dfb      	adds	r3, r7, #7
 8000392:	701a      	strb	r2, [r3, #0]
	if (debounce_count[button_num] < 5) {
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	4a2d      	ldr	r2, [pc, #180]	; (8000450 <_Z16button_interrupth+0xc8>)
 800039a:	5cd3      	ldrb	r3, [r2, r3]
 800039c:	2b04      	cmp	r3, #4
 800039e:	d807      	bhi.n	80003b0 <_Z16button_interrupth+0x28>
		++debounce_count[button_num];
 80003a0:	1dfb      	adds	r3, r7, #7
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4a2a      	ldr	r2, [pc, #168]	; (8000450 <_Z16button_interrupth+0xc8>)
 80003a6:	5cd2      	ldrb	r2, [r2, r3]
 80003a8:	3201      	adds	r2, #1
 80003aa:	b2d1      	uxtb	r1, r2
 80003ac:	4a28      	ldr	r2, [pc, #160]	; (8000450 <_Z16button_interrupth+0xc8>)
 80003ae:	54d1      	strb	r1, [r2, r3]
	}

	if (debounce_count[button_num] == 5 && (GPIOA->IDR & (1 << button_num))) {
 80003b0:	1dfb      	adds	r3, r7, #7
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	4a26      	ldr	r2, [pc, #152]	; (8000450 <_Z16button_interrupth+0xc8>)
 80003b6:	5cd3      	ldrb	r3, [r2, r3]
 80003b8:	2b05      	cmp	r3, #5
 80003ba:	d10b      	bne.n	80003d4 <_Z16button_interrupth+0x4c>
 80003bc:	2390      	movs	r3, #144	; 0x90
 80003be:	05db      	lsls	r3, r3, #23
 80003c0:	691b      	ldr	r3, [r3, #16]
 80003c2:	1dfa      	adds	r2, r7, #7
 80003c4:	7812      	ldrb	r2, [r2, #0]
 80003c6:	2101      	movs	r1, #1
 80003c8:	4091      	lsls	r1, r2
 80003ca:	000a      	movs	r2, r1
 80003cc:	4013      	ands	r3, r2
 80003ce:	d001      	beq.n	80003d4 <_Z16button_interrupth+0x4c>
 80003d0:	2301      	movs	r3, #1
 80003d2:	e000      	b.n	80003d6 <_Z16button_interrupth+0x4e>
 80003d4:	2300      	movs	r3, #0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d030      	beq.n	800043c <_Z16button_interrupth+0xb4>

		if (timer_status == 1) {
 80003da:	4b1e      	ldr	r3, [pc, #120]	; (8000454 <_Z16button_interrupth+0xcc>)
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d107      	bne.n	80003f2 <_Z16button_interrupth+0x6a>
			timer_status = 0;
 80003e2:	4b1c      	ldr	r3, [pc, #112]	; (8000454 <_Z16button_interrupth+0xcc>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 80003e8:	4b1b      	ldr	r3, [pc, #108]	; (8000458 <_Z16button_interrupth+0xd0>)
 80003ea:	0018      	movs	r0, r3
 80003ec:	f003 ff0e 	bl	800420c <HAL_TIM_Base_Stop_IT>
 80003f0:	e005      	b.n	80003fe <_Z16button_interrupth+0x76>
		} else {
			--timer_status;
 80003f2:	4b18      	ldr	r3, [pc, #96]	; (8000454 <_Z16button_interrupth+0xcc>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	3b01      	subs	r3, #1
 80003f8:	b2da      	uxtb	r2, r3
 80003fa:	4b16      	ldr	r3, [pc, #88]	; (8000454 <_Z16button_interrupth+0xcc>)
 80003fc:	701a      	strb	r2, [r3, #0]
		}
		if (button_num == 0) {
 80003fe:	1dfb      	adds	r3, r7, #7
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d105      	bne.n	8000412 <_Z16button_interrupth+0x8a>
			--cursor_position;
 8000406:	4b15      	ldr	r3, [pc, #84]	; (800045c <_Z16button_interrupth+0xd4>)
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	3b01      	subs	r3, #1
 800040c:	b2da      	uxtb	r2, r3
 800040e:	4b13      	ldr	r3, [pc, #76]	; (800045c <_Z16button_interrupth+0xd4>)
 8000410:	701a      	strb	r2, [r3, #0]
		}
		if (button_num == 1) {
 8000412:	1dfb      	adds	r3, r7, #7
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d105      	bne.n	8000426 <_Z16button_interrupth+0x9e>
			++cursor_position;
 800041a:	4b10      	ldr	r3, [pc, #64]	; (800045c <_Z16button_interrupth+0xd4>)
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	3301      	adds	r3, #1
 8000420:	b2da      	uxtb	r2, r3
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <_Z16button_interrupth+0xd4>)
 8000424:	701a      	strb	r2, [r3, #0]
		}

		debounce_count[button_num] = 0;
 8000426:	1dfb      	adds	r3, r7, #7
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	4a09      	ldr	r2, [pc, #36]	; (8000450 <_Z16button_interrupth+0xc8>)
 800042c:	2100      	movs	r1, #0
 800042e:	54d1      	strb	r1, [r2, r3]
		button_status[button_num] = 2;
 8000430:	1dfb      	adds	r3, r7, #7
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	4a0a      	ldr	r2, [pc, #40]	; (8000460 <_Z16button_interrupth+0xd8>)
 8000436:	2102      	movs	r1, #2
 8000438:	54d1      	strb	r1, [r2, r3]
	} else {
		button_status[button_num] = 0;
	}
}
 800043a:	e004      	b.n	8000446 <_Z16button_interrupth+0xbe>
		button_status[button_num] = 0;
 800043c:	1dfb      	adds	r3, r7, #7
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	4a07      	ldr	r2, [pc, #28]	; (8000460 <_Z16button_interrupth+0xd8>)
 8000442:	2100      	movs	r1, #0
 8000444:	54d1      	strb	r1, [r2, r3]
}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	b002      	add	sp, #8
 800044c:	bd80      	pop	{r7, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	200001dc 	.word	0x200001dc
 8000454:	200001e4 	.word	0x200001e4
 8000458:	20000108 	.word	0x20000108
 800045c:	20000000 	.word	0x20000000
 8000460:	200001e0 	.word	0x200001e0

08000464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000468:	f000 fcd4 	bl	8000e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800046c:	f000 f926 	bl	80006bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000470:	f000 fa58 	bl	8000924 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000474:	f000 fa38 	bl	80008e8 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8000478:	f000 f990 	bl	800079c <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 800047c:	f000 f9da 	bl	8000834 <_ZL12MX_TIM6_Initv>
  MX_USART1_UART_Init();
 8000480:	f000 f9fe 	bl	8000880 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
	/* Настройка дисплея */
	HAL_Delay(50);
 8000484:	2032      	movs	r0, #50	; 0x32
 8000486:	f000 fd29 	bl	8000edc <HAL_Delay>

	lcd_send_bite(0b00110000, 0);   // 8ми битный интерфейс
 800048a:	2100      	movs	r1, #0
 800048c:	2030      	movs	r0, #48	; 0x30
 800048e:	f7ff fec7 	bl	8000220 <_Z13lcd_send_bitehh>
	HAL_Delay(40);
 8000492:	2028      	movs	r0, #40	; 0x28
 8000494:	f000 fd22 	bl	8000edc <HAL_Delay>

	lcd_send_bite(0b00000010, 0);   // установка курсора в начале строки
 8000498:	2100      	movs	r1, #0
 800049a:	2002      	movs	r0, #2
 800049c:	f7ff fec0 	bl	8000220 <_Z13lcd_send_bitehh>
	HAL_Delay(40);
 80004a0:	2028      	movs	r0, #40	; 0x28
 80004a2:	f000 fd1b 	bl	8000edc <HAL_Delay>

	lcd_send_bite(0b00001100, 0);   // нормальный режим работы, выкл курсор
 80004a6:	2100      	movs	r1, #0
 80004a8:	200c      	movs	r0, #12
 80004aa:	f7ff feb9 	bl	8000220 <_Z13lcd_send_bitehh>
	HAL_Delay(40);
 80004ae:	2028      	movs	r0, #40	; 0x28
 80004b0:	f000 fd14 	bl	8000edc <HAL_Delay>

	lcd_send_bite(0b00000001, 0);   // очистка дисплея
 80004b4:	2100      	movs	r1, #0
 80004b6:	2001      	movs	r0, #1
 80004b8:	f7ff feb2 	bl	8000220 <_Z13lcd_send_bitehh>
	HAL_Delay(2);
 80004bc:	2002      	movs	r0, #2
 80004be:	f000 fd0d 	bl	8000edc <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		button_click(GPIOA, 0, 0);
 80004c2:	2390      	movs	r3, #144	; 0x90
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	2200      	movs	r2, #0
 80004c8:	2100      	movs	r1, #0
 80004ca:	0018      	movs	r0, r3
 80004cc:	f7ff ff08 	bl	80002e0 <_Z12button_clickP12GPIO_TypeDefhh>
		button_click(GPIOA, 1, 1);
 80004d0:	2390      	movs	r3, #144	; 0x90
 80004d2:	05db      	lsls	r3, r3, #23
 80004d4:	2201      	movs	r2, #1
 80004d6:	2101      	movs	r1, #1
 80004d8:	0018      	movs	r0, r3
 80004da:	f7ff ff01 	bl	80002e0 <_Z12button_clickP12GPIO_TypeDefhh>

		if (cursor_position == 7) {
 80004de:	4b6f      	ldr	r3, [pc, #444]	; (800069c <main+0x238>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b07      	cmp	r3, #7
 80004e4:	d102      	bne.n	80004ec <main+0x88>
			cursor_position = 1;
 80004e6:	4b6d      	ldr	r3, [pc, #436]	; (800069c <main+0x238>)
 80004e8:	2201      	movs	r2, #1
 80004ea:	701a      	strb	r2, [r3, #0]
		}
		if (cursor_position == 0) {
 80004ec:	4b6b      	ldr	r3, [pc, #428]	; (800069c <main+0x238>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d102      	bne.n	80004fa <main+0x96>
			cursor_position = 6;
 80004f4:	4b69      	ldr	r3, [pc, #420]	; (800069c <main+0x238>)
 80004f6:	2206      	movs	r2, #6
 80004f8:	701a      	strb	r2, [r3, #0]
		}

		if (step == 0) {
 80004fa:	4b69      	ldr	r3, [pc, #420]	; (80006a0 <main+0x23c>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d122      	bne.n	8000548 <main+0xe4>
			step = 1;
 8000502:	4b67      	ldr	r3, [pc, #412]	; (80006a0 <main+0x23c>)
 8000504:	2201      	movs	r2, #1
 8000506:	701a      	strb	r2, [r3, #0]

			lcd_send_bite(0x88, 0); // переход на 1 строку
 8000508:	2100      	movs	r1, #0
 800050a:	2088      	movs	r0, #136	; 0x88
 800050c:	f7ff fe88 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string("Menu");
 8000510:	4b64      	ldr	r3, [pc, #400]	; (80006a4 <main+0x240>)
 8000512:	0018      	movs	r0, r3
 8000514:	f7ff fece 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xC2, 0); // переход на 2 строку
 8000518:	2100      	movs	r1, #0
 800051a:	20c2      	movs	r0, #194	; 0xc2
 800051c:	f7ff fe80 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string("Line 1      Line 4");
 8000520:	4b61      	ldr	r3, [pc, #388]	; (80006a8 <main+0x244>)
 8000522:	0018      	movs	r0, r3
 8000524:	f7ff fec6 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0x96, 0); // переход на 3 строку
 8000528:	2100      	movs	r1, #0
 800052a:	2096      	movs	r0, #150	; 0x96
 800052c:	f7ff fe78 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string("Line 2      Line 5");
 8000530:	4b5e      	ldr	r3, [pc, #376]	; (80006ac <main+0x248>)
 8000532:	0018      	movs	r0, r3
 8000534:	f7ff febe 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xD6, 0); // переход на 4 строку
 8000538:	2100      	movs	r1, #0
 800053a:	20d6      	movs	r0, #214	; 0xd6
 800053c:	f7ff fe70 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string("Line 3      Line 6");
 8000540:	4b5b      	ldr	r3, [pc, #364]	; (80006b0 <main+0x24c>)
 8000542:	0018      	movs	r0, r3
 8000544:	f7ff feb6 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 1) {
 8000548:	4b54      	ldr	r3, [pc, #336]	; (800069c <main+0x238>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d117      	bne.n	8000580 <main+0x11c>
			lcd_send_bite(0xE0, 0); // переход на 4 строку
 8000550:	2100      	movs	r1, #0
 8000552:	20e0      	movs	r0, #224	; 0xe0
 8000554:	f7ff fe64 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000558:	4b56      	ldr	r3, [pc, #344]	; (80006b4 <main+0x250>)
 800055a:	0018      	movs	r0, r3
 800055c:	f7ff feaa 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0x94, 0); // переход на 3 строку
 8000560:	2100      	movs	r1, #0
 8000562:	2094      	movs	r0, #148	; 0x94
 8000564:	f7ff fe5c 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000568:	4b52      	ldr	r3, [pc, #328]	; (80006b4 <main+0x250>)
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff fea2 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xC0, 0); // переход на 2 строку
 8000570:	2100      	movs	r1, #0
 8000572:	20c0      	movs	r0, #192	; 0xc0
 8000574:	f7ff fe54 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 8000578:	4b4f      	ldr	r3, [pc, #316]	; (80006b8 <main+0x254>)
 800057a:	0018      	movs	r0, r3
 800057c:	f7ff fe9a 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 2) {
 8000580:	4b46      	ldr	r3, [pc, #280]	; (800069c <main+0x238>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b02      	cmp	r3, #2
 8000586:	d117      	bne.n	80005b8 <main+0x154>
			lcd_send_bite(0xC0, 0); // переход на 2 строку
 8000588:	2100      	movs	r1, #0
 800058a:	20c0      	movs	r0, #192	; 0xc0
 800058c:	f7ff fe48 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000590:	4b48      	ldr	r3, [pc, #288]	; (80006b4 <main+0x250>)
 8000592:	0018      	movs	r0, r3
 8000594:	f7ff fe8e 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0xD4, 0);
 8000598:	2100      	movs	r1, #0
 800059a:	20d4      	movs	r0, #212	; 0xd4
 800059c:	f7ff fe40 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 80005a0:	4b44      	ldr	r3, [pc, #272]	; (80006b4 <main+0x250>)
 80005a2:	0018      	movs	r0, r3
 80005a4:	f7ff fe86 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0x94, 0); // переход на 3 строку
 80005a8:	2100      	movs	r1, #0
 80005aa:	2094      	movs	r0, #148	; 0x94
 80005ac:	f7ff fe38 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 80005b0:	4b41      	ldr	r3, [pc, #260]	; (80006b8 <main+0x254>)
 80005b2:	0018      	movs	r0, r3
 80005b4:	f7ff fe7e 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 3) {
 80005b8:	4b38      	ldr	r3, [pc, #224]	; (800069c <main+0x238>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b03      	cmp	r3, #3
 80005be:	d117      	bne.n	80005f0 <main+0x18c>
			lcd_send_bite(0x94, 0);
 80005c0:	2100      	movs	r1, #0
 80005c2:	2094      	movs	r0, #148	; 0x94
 80005c4:	f7ff fe2c 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 80005c8:	4b3a      	ldr	r3, [pc, #232]	; (80006b4 <main+0x250>)
 80005ca:	0018      	movs	r0, r3
 80005cc:	f7ff fe72 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0xCC, 0);
 80005d0:	2100      	movs	r1, #0
 80005d2:	20cc      	movs	r0, #204	; 0xcc
 80005d4:	f7ff fe24 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 80005d8:	4b36      	ldr	r3, [pc, #216]	; (80006b4 <main+0x250>)
 80005da:	0018      	movs	r0, r3
 80005dc:	f7ff fe6a 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xD4, 0);
 80005e0:	2100      	movs	r1, #0
 80005e2:	20d4      	movs	r0, #212	; 0xd4
 80005e4:	f7ff fe1c 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 80005e8:	4b33      	ldr	r3, [pc, #204]	; (80006b8 <main+0x254>)
 80005ea:	0018      	movs	r0, r3
 80005ec:	f7ff fe62 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 4) {
 80005f0:	4b2a      	ldr	r3, [pc, #168]	; (800069c <main+0x238>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b04      	cmp	r3, #4
 80005f6:	d117      	bne.n	8000628 <main+0x1c4>
			lcd_send_bite(0xD4, 0);
 80005f8:	2100      	movs	r1, #0
 80005fa:	20d4      	movs	r0, #212	; 0xd4
 80005fc:	f7ff fe10 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000600:	4b2c      	ldr	r3, [pc, #176]	; (80006b4 <main+0x250>)
 8000602:	0018      	movs	r0, r3
 8000604:	f7ff fe56 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0xA0, 0);
 8000608:	2100      	movs	r1, #0
 800060a:	20a0      	movs	r0, #160	; 0xa0
 800060c:	f7ff fe08 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000610:	4b28      	ldr	r3, [pc, #160]	; (80006b4 <main+0x250>)
 8000612:	0018      	movs	r0, r3
 8000614:	f7ff fe4e 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xCC, 0);
 8000618:	2100      	movs	r1, #0
 800061a:	20cc      	movs	r0, #204	; 0xcc
 800061c:	f7ff fe00 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 8000620:	4b25      	ldr	r3, [pc, #148]	; (80006b8 <main+0x254>)
 8000622:	0018      	movs	r0, r3
 8000624:	f7ff fe46 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 5) {
 8000628:	4b1c      	ldr	r3, [pc, #112]	; (800069c <main+0x238>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b05      	cmp	r3, #5
 800062e:	d117      	bne.n	8000660 <main+0x1fc>
			lcd_send_bite(0xCC, 0);
 8000630:	2100      	movs	r1, #0
 8000632:	20cc      	movs	r0, #204	; 0xcc
 8000634:	f7ff fdf4 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000638:	4b1e      	ldr	r3, [pc, #120]	; (80006b4 <main+0x250>)
 800063a:	0018      	movs	r0, r3
 800063c:	f7ff fe3a 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0xE0, 0);
 8000640:	2100      	movs	r1, #0
 8000642:	20e0      	movs	r0, #224	; 0xe0
 8000644:	f7ff fdec 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000648:	4b1a      	ldr	r3, [pc, #104]	; (80006b4 <main+0x250>)
 800064a:	0018      	movs	r0, r3
 800064c:	f7ff fe32 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xA0, 0);
 8000650:	2100      	movs	r1, #0
 8000652:	20a0      	movs	r0, #160	; 0xa0
 8000654:	f7ff fde4 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 8000658:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <main+0x254>)
 800065a:	0018      	movs	r0, r3
 800065c:	f7ff fe2a 	bl	80002b4 <_Z15lcd_send_stringPc>
		}

		if (cursor_position == 6) {
 8000660:	4b0e      	ldr	r3, [pc, #56]	; (800069c <main+0x238>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b06      	cmp	r3, #6
 8000666:	d000      	beq.n	800066a <main+0x206>
 8000668:	e72b      	b.n	80004c2 <main+0x5e>
			lcd_send_bite(0xA0, 0);
 800066a:	2100      	movs	r1, #0
 800066c:	20a0      	movs	r0, #160	; 0xa0
 800066e:	f7ff fdd7 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <main+0x250>)
 8000674:	0018      	movs	r0, r3
 8000676:	f7ff fe1d 	bl	80002b4 <_Z15lcd_send_stringPc>
			lcd_send_bite(0xC0, 0); // переход на 2 строку
 800067a:	2100      	movs	r1, #0
 800067c:	20c0      	movs	r0, #192	; 0xc0
 800067e:	f7ff fdcf 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(" ");
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <main+0x250>)
 8000684:	0018      	movs	r0, r3
 8000686:	f7ff fe15 	bl	80002b4 <_Z15lcd_send_stringPc>

			lcd_send_bite(0xE0, 0);
 800068a:	2100      	movs	r1, #0
 800068c:	20e0      	movs	r0, #224	; 0xe0
 800068e:	f7ff fdc7 	bl	8000220 <_Z13lcd_send_bitehh>
			lcd_send_string(">");
 8000692:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <main+0x254>)
 8000694:	0018      	movs	r0, r3
 8000696:	f7ff fe0d 	bl	80002b4 <_Z15lcd_send_stringPc>
		button_click(GPIOA, 0, 0);
 800069a:	e712      	b.n	80004c2 <main+0x5e>
 800069c:	20000000 	.word	0x20000000
 80006a0:	200001d9 	.word	0x200001d9
 80006a4:	08005408 	.word	0x08005408
 80006a8:	08005410 	.word	0x08005410
 80006ac:	08005424 	.word	0x08005424
 80006b0:	08005438 	.word	0x08005438
 80006b4:	0800544c 	.word	0x0800544c
 80006b8:	08005450 	.word	0x08005450

080006bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b095      	sub	sp, #84	; 0x54
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	2420      	movs	r4, #32
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	0018      	movs	r0, r3
 80006c8:	2330      	movs	r3, #48	; 0x30
 80006ca:	001a      	movs	r2, r3
 80006cc:	2100      	movs	r1, #0
 80006ce:	f004 fe87 	bl	80053e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d2:	2310      	movs	r3, #16
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	0018      	movs	r0, r3
 80006d8:	2310      	movs	r3, #16
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f004 fe7f 	bl	80053e0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e2:	003b      	movs	r3, r7
 80006e4:	0018      	movs	r0, r3
 80006e6:	2310      	movs	r3, #16
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f004 fe78 	bl	80053e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	0021      	movs	r1, r4
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2202      	movs	r2, #2
 80006f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2201      	movs	r2, #1
 80006fc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2210      	movs	r2, #16
 8000702:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2202      	movs	r2, #2
 8000708:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	22a0      	movs	r2, #160	; 0xa0
 8000714:	0392      	lsls	r2, r2, #14
 8000716:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	187b      	adds	r3, r7, r1
 8000720:	0018      	movs	r0, r3
 8000722:	f002 ffab 	bl	800367c <HAL_RCC_OscConfig>
 8000726:	0003      	movs	r3, r0
 8000728:	1e5a      	subs	r2, r3, #1
 800072a:	4193      	sbcs	r3, r2
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 8000732:	f000 f995 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000736:	2110      	movs	r1, #16
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2207      	movs	r2, #7
 800073c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2202      	movs	r2, #2
 8000742:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2200      	movs	r2, #0
 800074e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2101      	movs	r1, #1
 8000754:	0018      	movs	r0, r3
 8000756:	f003 faab 	bl	8003cb0 <HAL_RCC_ClockConfig>
 800075a:	0003      	movs	r3, r0
 800075c:	1e5a      	subs	r2, r3, #1
 800075e:	4193      	sbcs	r3, r2
 8000760:	b2db      	uxtb	r3, r3
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 8000766:	f000 f97b 	bl	8000a60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800076a:	003b      	movs	r3, r7
 800076c:	2221      	movs	r2, #33	; 0x21
 800076e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000770:	003b      	movs	r3, r7
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000776:	003b      	movs	r3, r7
 8000778:	2200      	movs	r2, #0
 800077a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800077c:	003b      	movs	r3, r7
 800077e:	0018      	movs	r0, r3
 8000780:	f003 fbda 	bl	8003f38 <HAL_RCCEx_PeriphCLKConfig>
 8000784:	0003      	movs	r3, r0
 8000786:	1e5a      	subs	r2, r3, #1
 8000788:	4193      	sbcs	r3, r2
 800078a:	b2db      	uxtb	r3, r3
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 8000790:	f000 f966 	bl	8000a60 <Error_Handler>
  }
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	b015      	add	sp, #84	; 0x54
 800079a:	bd90      	pop	{r4, r7, pc}

0800079c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a0:	4b21      	ldr	r3, [pc, #132]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007a2:	4a22      	ldr	r2, [pc, #136]	; (800082c <_ZL12MX_I2C1_Initv+0x90>)
 80007a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80007a6:	4b20      	ldr	r3, [pc, #128]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007a8:	4a21      	ldr	r2, [pc, #132]	; (8000830 <_ZL12MX_I2C1_Initv+0x94>)
 80007aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007ac:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b2:	4b1d      	ldr	r3, [pc, #116]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b8:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007be:	4b1a      	ldr	r3, [pc, #104]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007c4:	4b18      	ldr	r3, [pc, #96]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d6:	4b14      	ldr	r3, [pc, #80]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f001 f831 	bl	8001840 <HAL_I2C_Init>
 80007de:	0003      	movs	r3, r0
 80007e0:	1e5a      	subs	r2, r3, #1
 80007e2:	4193      	sbcs	r3, r2
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 80007ea:	f000 f939 	bl	8000a60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 80007f0:	2100      	movs	r1, #0
 80007f2:	0018      	movs	r0, r3
 80007f4:	f002 feaa 	bl	800354c <HAL_I2CEx_ConfigAnalogFilter>
 80007f8:	0003      	movs	r3, r0
 80007fa:	1e5a      	subs	r2, r3, #1
 80007fc:	4193      	sbcs	r3, r2
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8000804:	f000 f92c 	bl	8000a60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000808:	4b07      	ldr	r3, [pc, #28]	; (8000828 <_ZL12MX_I2C1_Initv+0x8c>)
 800080a:	2100      	movs	r1, #0
 800080c:	0018      	movs	r0, r3
 800080e:	f002 fee9 	bl	80035e4 <HAL_I2CEx_ConfigDigitalFilter>
 8000812:	0003      	movs	r3, r0
 8000814:	1e5a      	subs	r2, r3, #1
 8000816:	4193      	sbcs	r3, r2
 8000818:	b2db      	uxtb	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 800081e:	f000 f91f 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	2000002c 	.word	0x2000002c
 800082c:	40005400 	.word	0x40005400
 8000830:	2000090e 	.word	0x2000090e

08000834 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 800083a:	4a0f      	ldr	r2, [pc, #60]	; (8000878 <_ZL12MX_TIM6_Initv+0x44>)
 800083c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5000;
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 8000840:	4a0e      	ldr	r2, [pc, #56]	; (800087c <_ZL12MX_TIM6_Initv+0x48>)
 8000842:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2;
 800084a:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 800084c:	2202      	movs	r2, #2
 800084e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 8000852:	2200      	movs	r2, #0
 8000854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000856:	4b07      	ldr	r3, [pc, #28]	; (8000874 <_ZL12MX_TIM6_Initv+0x40>)
 8000858:	0018      	movs	r0, r3
 800085a:	f003 fc3b 	bl	80040d4 <HAL_TIM_Base_Init>
 800085e:	0003      	movs	r3, r0
 8000860:	1e5a      	subs	r2, r3, #1
 8000862:	4193      	sbcs	r3, r2
 8000864:	b2db      	uxtb	r3, r3
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 800086a:	f000 f8f9 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000108 	.word	0x20000108
 8000878:	40001000 	.word	0x40001000
 800087c:	00001388 	.word	0x00001388

08000880 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000884:	4b16      	ldr	r3, [pc, #88]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000886:	4a17      	ldr	r2, [pc, #92]	; (80008e4 <_ZL19MX_USART1_UART_Initv+0x64>)
 8000888:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800088a:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 800088c:	22e1      	movs	r2, #225	; 0xe1
 800088e:	0252      	lsls	r2, r2, #9
 8000890:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000892:	4b13      	ldr	r3, [pc, #76]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000898:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800089e:	4b10      	ldr	r3, [pc, #64]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008a4:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008a6:	220c      	movs	r2, #12
 80008a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008aa:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b0:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008b6:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008bc:	4b08      	ldr	r3, [pc, #32]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008be:	2200      	movs	r2, #0
 80008c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008c2:	4b07      	ldr	r3, [pc, #28]	; (80008e0 <_ZL19MX_USART1_UART_Initv+0x60>)
 80008c4:	0018      	movs	r0, r3
 80008c6:	f003 fe8b 	bl	80045e0 <HAL_UART_Init>
 80008ca:	0003      	movs	r3, r0
 80008cc:	1e5a      	subs	r2, r3, #1
 80008ce:	4193      	sbcs	r3, r2
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <_ZL19MX_USART1_UART_Initv+0x5a>
  {
    Error_Handler();
 80008d6:	f000 f8c3 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000150 	.word	0x20000150
 80008e4:	40013800 	.word	0x40013800

080008e8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ee:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <_ZL11MX_DMA_Initv+0x38>)
 80008f0:	695a      	ldr	r2, [r3, #20]
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <_ZL11MX_DMA_Initv+0x38>)
 80008f4:	2101      	movs	r1, #1
 80008f6:	430a      	orrs	r2, r1
 80008f8:	615a      	str	r2, [r3, #20]
 80008fa:	4b09      	ldr	r3, [pc, #36]	; (8000920 <_ZL11MX_DMA_Initv+0x38>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	2201      	movs	r2, #1
 8000900:	4013      	ands	r3, r2
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2100      	movs	r1, #0
 800090a:	200a      	movs	r0, #10
 800090c:	f000 fbb6 	bl	800107c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000910:	200a      	movs	r0, #10
 8000912:	f000 fbc8 	bl	80010a6 <HAL_NVIC_EnableIRQ>

}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b002      	add	sp, #8
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40021000 	.word	0x40021000

08000924 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b089      	sub	sp, #36	; 0x24
 8000928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092a:	240c      	movs	r4, #12
 800092c:	193b      	adds	r3, r7, r4
 800092e:	0018      	movs	r0, r3
 8000930:	2314      	movs	r3, #20
 8000932:	001a      	movs	r2, r3
 8000934:	2100      	movs	r1, #0
 8000936:	f004 fd53 	bl	80053e0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 800093c:	695a      	ldr	r2, [r3, #20]
 800093e:	4b2c      	ldr	r3, [pc, #176]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000940:	2180      	movs	r1, #128	; 0x80
 8000942:	0289      	lsls	r1, r1, #10
 8000944:	430a      	orrs	r2, r1
 8000946:	615a      	str	r2, [r3, #20]
 8000948:	4b29      	ldr	r3, [pc, #164]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 800094a:	695a      	ldr	r2, [r3, #20]
 800094c:	2380      	movs	r3, #128	; 0x80
 800094e:	029b      	lsls	r3, r3, #10
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000956:	4b26      	ldr	r3, [pc, #152]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000958:	695a      	ldr	r2, [r3, #20]
 800095a:	4b25      	ldr	r3, [pc, #148]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 800095c:	2180      	movs	r1, #128	; 0x80
 800095e:	0309      	lsls	r1, r1, #12
 8000960:	430a      	orrs	r2, r1
 8000962:	615a      	str	r2, [r3, #20]
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000966:	695a      	ldr	r2, [r3, #20]
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	031b      	lsls	r3, r3, #12
 800096c:	4013      	ands	r3, r2
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000974:	695a      	ldr	r2, [r3, #20]
 8000976:	4b1e      	ldr	r3, [pc, #120]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000978:	2180      	movs	r1, #128	; 0x80
 800097a:	02c9      	lsls	r1, r1, #11
 800097c:	430a      	orrs	r2, r1
 800097e:	615a      	str	r2, [r3, #20]
 8000980:	4b1b      	ldr	r3, [pc, #108]	; (80009f0 <_ZL12MX_GPIO_Initv+0xcc>)
 8000982:	695a      	ldr	r2, [r3, #20]
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	02db      	lsls	r3, r3, #11
 8000988:	4013      	ands	r3, r2
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800098e:	23c0      	movs	r3, #192	; 0xc0
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	4818      	ldr	r0, [pc, #96]	; (80009f4 <_ZL12MX_GPIO_Initv+0xd0>)
 8000994:	2200      	movs	r2, #0
 8000996:	0019      	movs	r1, r3
 8000998:	f000 ff34 	bl	8001804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	2290      	movs	r2, #144	; 0x90
 80009a6:	0352      	lsls	r2, r2, #13
 80009a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009b0:	193a      	adds	r2, r7, r4
 80009b2:	2390      	movs	r3, #144	; 0x90
 80009b4:	05db      	lsls	r3, r3, #23
 80009b6:	0011      	movs	r1, r2
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 fdb3 	bl	8001524 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80009be:	0021      	movs	r1, r4
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	22c0      	movs	r2, #192	; 0xc0
 80009c4:	0092      	lsls	r2, r2, #2
 80009c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2201      	movs	r2, #1
 80009cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	4a05      	ldr	r2, [pc, #20]	; (80009f4 <_ZL12MX_GPIO_Initv+0xd0>)
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f000 fd9f 	bl	8001524 <HAL_GPIO_Init>

}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b009      	add	sp, #36	; 0x24
 80009ec:	bd90      	pop	{r4, r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	40021000 	.word	0x40021000
 80009f4:	48000800 	.word	0x48000800

080009f8 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	i2c_state = 0;
 8000a00:	4b03      	ldr	r3, [pc, #12]	; (8000a10 <HAL_I2C_MasterTxCpltCallback+0x18>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b002      	add	sp, #8
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	200001d8 	.word	0x200001d8

08000a14 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]

}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

	++flag;
 8000a2c:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <HAL_UART_TxCpltCallback+0x1c>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	3301      	adds	r3, #1
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	4b02      	ldr	r3, [pc, #8]	; (8000a40 <HAL_UART_TxCpltCallback+0x1c>)
 8000a36:	701a      	strb	r2, [r3, #0]

}
 8000a38:	46c0      	nop			; (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	200001da 	.word	0x200001da

08000a44 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	button_interrupt(0);
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f7ff fc9b 	bl	8000388 <_Z16button_interrupth>
	button_interrupt(1);
 8000a52:	2001      	movs	r0, #1
 8000a54:	f7ff fc98 	bl	8000388 <_Z16button_interrupth>
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b002      	add	sp, #8
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <Error_Handler+0x8>
	...

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a74:	699a      	ldr	r2, [r3, #24]
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	619a      	str	r2, [r3, #24]
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	2201      	movs	r2, #1
 8000a84:	4013      	ands	r3, r2
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a8c:	69da      	ldr	r2, [r3, #28]
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a90:	2180      	movs	r1, #128	; 0x80
 8000a92:	0549      	lsls	r1, r1, #21
 8000a94:	430a      	orrs	r2, r1
 8000a96:	61da      	str	r2, [r3, #28]
 8000a98:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <HAL_MspInit+0x44>)
 8000a9a:	69da      	ldr	r2, [r3, #28]
 8000a9c:	2380      	movs	r3, #128	; 0x80
 8000a9e:	055b      	lsls	r3, r3, #21
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b002      	add	sp, #8
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b08b      	sub	sp, #44	; 0x2c
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	2414      	movs	r4, #20
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	2314      	movs	r3, #20
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f004 fc8a 	bl	80053e0 <memset>
  if(hi2c->Instance==I2C1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a46      	ldr	r2, [pc, #280]	; (8000bec <HAL_I2C_MspInit+0x138>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d000      	beq.n	8000ad8 <HAL_I2C_MspInit+0x24>
 8000ad6:	e085      	b.n	8000be4 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad8:	4b45      	ldr	r3, [pc, #276]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000ada:	695a      	ldr	r2, [r3, #20]
 8000adc:	4b44      	ldr	r3, [pc, #272]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	02c9      	lsls	r1, r1, #11
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	615a      	str	r2, [r3, #20]
 8000ae6:	4b42      	ldr	r3, [pc, #264]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000ae8:	695a      	ldr	r2, [r3, #20]
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	02db      	lsls	r3, r3, #11
 8000aee:	4013      	ands	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
 8000af2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000af4:	0021      	movs	r1, r4
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	22c0      	movs	r2, #192	; 0xc0
 8000afa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2212      	movs	r2, #18
 8000b00:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2201      	movs	r2, #1
 8000b12:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	4a37      	ldr	r2, [pc, #220]	; (8000bf4 <HAL_I2C_MspInit+0x140>)
 8000b18:	0019      	movs	r1, r3
 8000b1a:	0010      	movs	r0, r2
 8000b1c:	f000 fd02 	bl	8001524 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b20:	4b33      	ldr	r3, [pc, #204]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000b22:	69da      	ldr	r2, [r3, #28]
 8000b24:	4b32      	ldr	r3, [pc, #200]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000b26:	2180      	movs	r1, #128	; 0x80
 8000b28:	0389      	lsls	r1, r1, #14
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	61da      	str	r2, [r3, #28]
 8000b2e:	4b30      	ldr	r3, [pc, #192]	; (8000bf0 <HAL_I2C_MspInit+0x13c>)
 8000b30:	69da      	ldr	r2, [r3, #28]
 8000b32:	2380      	movs	r3, #128	; 0x80
 8000b34:	039b      	lsls	r3, r3, #14
 8000b36:	4013      	ands	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8000b3c:	4b2e      	ldr	r3, [pc, #184]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b3e:	4a2f      	ldr	r2, [pc, #188]	; (8000bfc <HAL_I2C_MspInit+0x148>)
 8000b40:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b42:	4b2d      	ldr	r3, [pc, #180]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b48:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b4e:	4b2a      	ldr	r3, [pc, #168]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b50:	2280      	movs	r2, #128	; 0x80
 8000b52:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b54:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b5a:	4b27      	ldr	r3, [pc, #156]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000b60:	4b25      	ldr	r3, [pc, #148]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b66:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000b6c:	4b22      	ldr	r3, [pc, #136]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f000 fab6 	bl	80010e0 <HAL_DMA_Init>
 8000b74:	1e03      	subs	r3, r0, #0
 8000b76:	d001      	beq.n	8000b7c <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8000b78:	f7ff ff72 	bl	8000a60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4a1e      	ldr	r2, [pc, #120]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b80:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b82:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <HAL_I2C_MspInit+0x144>)
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000b88:	4b1d      	ldr	r3, [pc, #116]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000b8a:	4a1e      	ldr	r2, [pc, #120]	; (8000c04 <HAL_I2C_MspInit+0x150>)
 8000b8c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000b90:	2210      	movs	r2, #16
 8000b92:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b9a:	4b19      	ldr	r3, [pc, #100]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000b9c:	2280      	movs	r2, #128	; 0x80
 8000b9e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000bac:	4b14      	ldr	r3, [pc, #80]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000bb8:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000bba:	0018      	movs	r0, r3
 8000bbc:	f000 fa90 	bl	80010e0 <HAL_DMA_Init>
 8000bc0:	1e03      	subs	r3, r0, #0
 8000bc2:	d001      	beq.n	8000bc8 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8000bc4:	f7ff ff4c 	bl	8000a60 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a0d      	ldr	r2, [pc, #52]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000bcc:	639a      	str	r2, [r3, #56]	; 0x38
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <HAL_I2C_MspInit+0x14c>)
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	2017      	movs	r0, #23
 8000bda:	f000 fa4f 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000bde:	2017      	movs	r0, #23
 8000be0:	f000 fa61 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b00b      	add	sp, #44	; 0x2c
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	40005400 	.word	0x40005400
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	48000400 	.word	0x48000400
 8000bf8:	20000080 	.word	0x20000080
 8000bfc:	40020030 	.word	0x40020030
 8000c00:	200000c4 	.word	0x200000c4
 8000c04:	4002001c 	.word	0x4002001c

08000c08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a0d      	ldr	r2, [pc, #52]	; (8000c4c <HAL_TIM_Base_MspInit+0x44>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d113      	bne.n	8000c42 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <HAL_TIM_Base_MspInit+0x48>)
 8000c1c:	69da      	ldr	r2, [r3, #28]
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	; (8000c50 <HAL_TIM_Base_MspInit+0x48>)
 8000c20:	2110      	movs	r1, #16
 8000c22:	430a      	orrs	r2, r1
 8000c24:	61da      	str	r2, [r3, #28]
 8000c26:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <HAL_TIM_Base_MspInit+0x48>)
 8000c28:	69db      	ldr	r3, [r3, #28]
 8000c2a:	2210      	movs	r2, #16
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2100      	movs	r1, #0
 8000c36:	2011      	movs	r0, #17
 8000c38:	f000 fa20 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	f000 fa32 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b004      	add	sp, #16
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40001000 	.word	0x40001000
 8000c50:	40021000 	.word	0x40021000

08000c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b08b      	sub	sp, #44	; 0x2c
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	2414      	movs	r4, #20
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	0018      	movs	r0, r3
 8000c62:	2314      	movs	r3, #20
 8000c64:	001a      	movs	r2, r3
 8000c66:	2100      	movs	r1, #0
 8000c68:	f004 fbba 	bl	80053e0 <memset>
  if(huart->Instance==USART1)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a21      	ldr	r2, [pc, #132]	; (8000cf8 <HAL_UART_MspInit+0xa4>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d13b      	bne.n	8000cee <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c76:	4b21      	ldr	r3, [pc, #132]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000c78:	699a      	ldr	r2, [r3, #24]
 8000c7a:	4b20      	ldr	r3, [pc, #128]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000c7c:	2180      	movs	r1, #128	; 0x80
 8000c7e:	01c9      	lsls	r1, r1, #7
 8000c80:	430a      	orrs	r2, r1
 8000c82:	619a      	str	r2, [r3, #24]
 8000c84:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000c86:	699a      	ldr	r2, [r3, #24]
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	01db      	lsls	r3, r3, #7
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
 8000c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c92:	4b1a      	ldr	r3, [pc, #104]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000c94:	695a      	ldr	r2, [r3, #20]
 8000c96:	4b19      	ldr	r3, [pc, #100]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000c98:	2180      	movs	r1, #128	; 0x80
 8000c9a:	0289      	lsls	r1, r1, #10
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	615a      	str	r2, [r3, #20]
 8000ca0:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <HAL_UART_MspInit+0xa8>)
 8000ca2:	695a      	ldr	r2, [r3, #20]
 8000ca4:	2380      	movs	r3, #128	; 0x80
 8000ca6:	029b      	lsls	r3, r3, #10
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cae:	193b      	adds	r3, r7, r4
 8000cb0:	22c0      	movs	r2, #192	; 0xc0
 8000cb2:	00d2      	lsls	r2, r2, #3
 8000cb4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	0021      	movs	r1, r4
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	2202      	movs	r2, #2
 8000cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	187b      	adds	r3, r7, r1
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	2203      	movs	r2, #3
 8000cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2201      	movs	r2, #1
 8000cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd0:	187a      	adds	r2, r7, r1
 8000cd2:	2390      	movs	r3, #144	; 0x90
 8000cd4:	05db      	lsls	r3, r3, #23
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f000 fc23 	bl	8001524 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	201b      	movs	r0, #27
 8000ce4:	f000 f9ca 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ce8:	201b      	movs	r0, #27
 8000cea:	f000 f9dc 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b00b      	add	sp, #44	; 0x2c
 8000cf4:	bd90      	pop	{r4, r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	40013800 	.word	0x40013800
 8000cfc:	40021000 	.word	0x40021000

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d04:	e7fe      	b.n	8000d04 <NMI_Handler+0x4>

08000d06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <HardFault_Handler+0x4>

08000d0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d10:	46c0      	nop			; (mov r8, r8)
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d24:	f000 f8be 	bl	8000ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d28:	46c0      	nop			; (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000d36:	0018      	movs	r0, r3
 8000d38:	f000 fafd 	bl	8001336 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f000 faf9 	bl	8001336 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	200000c4 	.word	0x200000c4
 8000d50:	20000080 	.word	0x20000080

08000d54 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <TIM6_IRQHandler+0x14>)
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f003 fa84 	bl	8004268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	20000108 	.word	0x20000108

08000d6c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000d70:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <I2C1_IRQHandler+0x2c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	699a      	ldr	r2, [r3, #24]
 8000d76:	23e0      	movs	r3, #224	; 0xe0
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	d004      	beq.n	8000d88 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <I2C1_IRQHandler+0x2c>)
 8000d80:	0018      	movs	r0, r3
 8000d82:	f000 ff13 	bl	8001bac <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000d86:	e003      	b.n	8000d90 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <I2C1_IRQHandler+0x2c>)
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f000 fef4 	bl	8001b78 <HAL_I2C_EV_IRQHandler>
}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	2000002c 	.word	0x2000002c

08000d9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <USART1_IRQHandler+0x14>)
 8000da2:	0018      	movs	r0, r3
 8000da4:	f003 fc70 	bl	8004688 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000da8:	46c0      	nop			; (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	20000150 	.word	0x20000150

08000db4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000db8:	46c0      	nop			; (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc0:	480d      	ldr	r0, [pc, #52]	; (8000df8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dc2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc4:	f7ff fff6 	bl	8000db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dc8:	480c      	ldr	r0, [pc, #48]	; (8000dfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000dca:	490d      	ldr	r1, [pc, #52]	; (8000e00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <LoopForever+0xe>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de0:	4c0a      	ldr	r4, [pc, #40]	; (8000e0c <LoopForever+0x16>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dee:	f004 fad3 	bl	8005398 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000df2:	f7ff fb37 	bl	8000464 <main>

08000df6 <LoopForever>:

LoopForever:
    b LoopForever
 8000df6:	e7fe      	b.n	8000df6 <LoopForever>
  ldr   r0, =_estack
 8000df8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000dfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e00:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000e04:	08005494 	.word	0x08005494
  ldr r2, =_sbss
 8000e08:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000e0c:	200001ec 	.word	0x200001ec

08000e10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e10:	e7fe      	b.n	8000e10 <ADC1_IRQHandler>
	...

08000e14 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <HAL_Init+0x24>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_Init+0x24>)
 8000e1e:	2110      	movs	r1, #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e24:	2000      	movs	r0, #0
 8000e26:	f000 f809 	bl	8000e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2a:	f7ff fe1f 	bl	8000a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	0018      	movs	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	40022000 	.word	0x40022000

08000e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <HAL_InitTick+0x5c>)
 8000e46:	681c      	ldr	r4, [r3, #0]
 8000e48:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <HAL_InitTick+0x60>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	23fa      	movs	r3, #250	; 0xfa
 8000e50:	0098      	lsls	r0, r3, #2
 8000e52:	f7ff f959 	bl	8000108 <__udivsi3>
 8000e56:	0003      	movs	r3, r0
 8000e58:	0019      	movs	r1, r3
 8000e5a:	0020      	movs	r0, r4
 8000e5c:	f7ff f954 	bl	8000108 <__udivsi3>
 8000e60:	0003      	movs	r3, r0
 8000e62:	0018      	movs	r0, r3
 8000e64:	f000 f92f 	bl	80010c6 <HAL_SYSTICK_Config>
 8000e68:	1e03      	subs	r3, r0, #0
 8000e6a:	d001      	beq.n	8000e70 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e00f      	b.n	8000e90 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d80b      	bhi.n	8000e8e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	425b      	negs	r3, r3
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f000 f8fc 	bl	800107c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e84:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_InitTick+0x64>)
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	e000      	b.n	8000e90 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
}
 8000e90:	0018      	movs	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	b003      	add	sp, #12
 8000e96:	bd90      	pop	{r4, r7, pc}
 8000e98:	20000004 	.word	0x20000004
 8000e9c:	2000000c 	.word	0x2000000c
 8000ea0:	20000008 	.word	0x20000008

08000ea4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <HAL_IncTick+0x1c>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	001a      	movs	r2, r3
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <HAL_IncTick+0x20>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	18d2      	adds	r2, r2, r3
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <HAL_IncTick+0x20>)
 8000eb6:	601a      	str	r2, [r3, #0]
}
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	2000000c 	.word	0x2000000c
 8000ec4:	200001e8 	.word	0x200001e8

08000ec8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ecc:	4b02      	ldr	r3, [pc, #8]	; (8000ed8 <HAL_GetTick+0x10>)
 8000ece:	681b      	ldr	r3, [r3, #0]
}
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	200001e8 	.word	0x200001e8

08000edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee4:	f7ff fff0 	bl	8000ec8 <HAL_GetTick>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	d005      	beq.n	8000f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ef6:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <HAL_Delay+0x44>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	001a      	movs	r2, r3
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	189b      	adds	r3, r3, r2
 8000f00:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	f7ff ffe0 	bl	8000ec8 <HAL_GetTick>
 8000f08:	0002      	movs	r2, r0
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	68fa      	ldr	r2, [r7, #12]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d8f7      	bhi.n	8000f04 <HAL_Delay+0x28>
  {
  }
}
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b004      	add	sp, #16
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	2000000c 	.word	0x2000000c

08000f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	1dfb      	adds	r3, r7, #7
 8000f2e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b7f      	cmp	r3, #127	; 0x7f
 8000f36:	d809      	bhi.n	8000f4c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f38:	1dfb      	adds	r3, r7, #7
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	231f      	movs	r3, #31
 8000f40:	401a      	ands	r2, r3
 8000f42:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <__NVIC_EnableIRQ+0x30>)
 8000f44:	2101      	movs	r1, #1
 8000f46:	4091      	lsls	r1, r2
 8000f48:	000a      	movs	r2, r1
 8000f4a:	601a      	str	r2, [r3, #0]
  }
}
 8000f4c:	46c0      	nop			; (mov r8, r8)
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b002      	add	sp, #8
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	e000e100 	.word	0xe000e100

08000f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	0002      	movs	r2, r0
 8000f60:	6039      	str	r1, [r7, #0]
 8000f62:	1dfb      	adds	r3, r7, #7
 8000f64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b7f      	cmp	r3, #127	; 0x7f
 8000f6c:	d828      	bhi.n	8000fc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f6e:	4a2f      	ldr	r2, [pc, #188]	; (800102c <__NVIC_SetPriority+0xd4>)
 8000f70:	1dfb      	adds	r3, r7, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	33c0      	adds	r3, #192	; 0xc0
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	589b      	ldr	r3, [r3, r2]
 8000f7e:	1dfa      	adds	r2, r7, #7
 8000f80:	7812      	ldrb	r2, [r2, #0]
 8000f82:	0011      	movs	r1, r2
 8000f84:	2203      	movs	r2, #3
 8000f86:	400a      	ands	r2, r1
 8000f88:	00d2      	lsls	r2, r2, #3
 8000f8a:	21ff      	movs	r1, #255	; 0xff
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	000a      	movs	r2, r1
 8000f90:	43d2      	mvns	r2, r2
 8000f92:	401a      	ands	r2, r3
 8000f94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	019b      	lsls	r3, r3, #6
 8000f9a:	22ff      	movs	r2, #255	; 0xff
 8000f9c:	401a      	ands	r2, r3
 8000f9e:	1dfb      	adds	r3, r7, #7
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	4003      	ands	r3, r0
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fac:	481f      	ldr	r0, [pc, #124]	; (800102c <__NVIC_SetPriority+0xd4>)
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b25b      	sxtb	r3, r3
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	33c0      	adds	r3, #192	; 0xc0
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fbe:	e031      	b.n	8001024 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc0:	4a1b      	ldr	r2, [pc, #108]	; (8001030 <__NVIC_SetPriority+0xd8>)
 8000fc2:	1dfb      	adds	r3, r7, #7
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	230f      	movs	r3, #15
 8000fca:	400b      	ands	r3, r1
 8000fcc:	3b08      	subs	r3, #8
 8000fce:	089b      	lsrs	r3, r3, #2
 8000fd0:	3306      	adds	r3, #6
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	18d3      	adds	r3, r2, r3
 8000fd6:	3304      	adds	r3, #4
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	1dfa      	adds	r2, r7, #7
 8000fdc:	7812      	ldrb	r2, [r2, #0]
 8000fde:	0011      	movs	r1, r2
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	400a      	ands	r2, r1
 8000fe4:	00d2      	lsls	r2, r2, #3
 8000fe6:	21ff      	movs	r1, #255	; 0xff
 8000fe8:	4091      	lsls	r1, r2
 8000fea:	000a      	movs	r2, r1
 8000fec:	43d2      	mvns	r2, r2
 8000fee:	401a      	ands	r2, r3
 8000ff0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	019b      	lsls	r3, r3, #6
 8000ff6:	22ff      	movs	r2, #255	; 0xff
 8000ff8:	401a      	ands	r2, r3
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	0018      	movs	r0, r3
 8001000:	2303      	movs	r3, #3
 8001002:	4003      	ands	r3, r0
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001008:	4809      	ldr	r0, [pc, #36]	; (8001030 <__NVIC_SetPriority+0xd8>)
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	001c      	movs	r4, r3
 8001010:	230f      	movs	r3, #15
 8001012:	4023      	ands	r3, r4
 8001014:	3b08      	subs	r3, #8
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	430a      	orrs	r2, r1
 800101a:	3306      	adds	r3, #6
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	18c3      	adds	r3, r0, r3
 8001020:	3304      	adds	r3, #4
 8001022:	601a      	str	r2, [r3, #0]
}
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b003      	add	sp, #12
 800102a:	bd90      	pop	{r4, r7, pc}
 800102c:	e000e100 	.word	0xe000e100
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1e5a      	subs	r2, r3, #1
 8001040:	2380      	movs	r3, #128	; 0x80
 8001042:	045b      	lsls	r3, r3, #17
 8001044:	429a      	cmp	r2, r3
 8001046:	d301      	bcc.n	800104c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001048:	2301      	movs	r3, #1
 800104a:	e010      	b.n	800106e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <SysTick_Config+0x44>)
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	3a01      	subs	r2, #1
 8001052:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001054:	2301      	movs	r3, #1
 8001056:	425b      	negs	r3, r3
 8001058:	2103      	movs	r1, #3
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff ff7c 	bl	8000f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <SysTick_Config+0x44>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <SysTick_Config+0x44>)
 8001068:	2207      	movs	r2, #7
 800106a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800106c:	2300      	movs	r3, #0
}
 800106e:	0018      	movs	r0, r3
 8001070:	46bd      	mov	sp, r7
 8001072:	b002      	add	sp, #8
 8001074:	bd80      	pop	{r7, pc}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	e000e010 	.word	0xe000e010

0800107c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	60b9      	str	r1, [r7, #8]
 8001084:	607a      	str	r2, [r7, #4]
 8001086:	210f      	movs	r1, #15
 8001088:	187b      	adds	r3, r7, r1
 800108a:	1c02      	adds	r2, r0, #0
 800108c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	187b      	adds	r3, r7, r1
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b25b      	sxtb	r3, r3
 8001096:	0011      	movs	r1, r2
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff ff5d 	bl	8000f58 <__NVIC_SetPriority>
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b004      	add	sp, #16
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	0002      	movs	r2, r0
 80010ae:	1dfb      	adds	r3, r7, #7
 80010b0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	b25b      	sxtb	r3, r3
 80010b8:	0018      	movs	r0, r3
 80010ba:	f7ff ff33 	bl	8000f24 <__NVIC_EnableIRQ>
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	b002      	add	sp, #8
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	0018      	movs	r0, r3
 80010d2:	f7ff ffaf 	bl	8001034 <SysTick_Config>
 80010d6:	0003      	movs	r3, r0
}
 80010d8:	0018      	movs	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e036      	b.n	8001164 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2221      	movs	r2, #33	; 0x21
 80010fa:	2102      	movs	r1, #2
 80010fc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4a18      	ldr	r2, [pc, #96]	; (800116c <HAL_DMA_Init+0x8c>)
 800110a:	4013      	ands	r3, r2
 800110c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001116:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001122:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800112e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	69db      	ldr	r3, [r3, #28]
 8001134:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	4313      	orrs	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	0018      	movs	r0, r3
 8001148:	f000 f9d0 	bl	80014ec <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2221      	movs	r2, #33	; 0x21
 8001156:	2101      	movs	r1, #1
 8001158:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2220      	movs	r2, #32
 800115e:	2100      	movs	r1, #0
 8001160:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001162:	2300      	movs	r3, #0
}
 8001164:	0018      	movs	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	b004      	add	sp, #16
 800116a:	bd80      	pop	{r7, pc}
 800116c:	ffffc00f 	.word	0xffffc00f

08001170 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
 800117c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800117e:	2317      	movs	r3, #23
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2220      	movs	r2, #32
 800118a:	5c9b      	ldrb	r3, [r3, r2]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d101      	bne.n	8001194 <HAL_DMA_Start_IT+0x24>
 8001190:	2302      	movs	r3, #2
 8001192:	e04f      	b.n	8001234 <HAL_DMA_Start_IT+0xc4>
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2220      	movs	r2, #32
 8001198:	2101      	movs	r1, #1
 800119a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2221      	movs	r2, #33	; 0x21
 80011a0:	5c9b      	ldrb	r3, [r3, r2]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d13a      	bne.n	800121e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2221      	movs	r2, #33	; 0x21
 80011ac:	2102      	movs	r1, #2
 80011ae:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2200      	movs	r2, #0
 80011b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2101      	movs	r1, #1
 80011c2:	438a      	bics	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	68b9      	ldr	r1, [r7, #8]
 80011cc:	68f8      	ldr	r0, [r7, #12]
 80011ce:	f000 f960 	bl	8001492 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d008      	beq.n	80011ec <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	210e      	movs	r1, #14
 80011e6:	430a      	orrs	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	e00f      	b.n	800120c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	210a      	movs	r1, #10
 80011f8:	430a      	orrs	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2104      	movs	r1, #4
 8001208:	438a      	bics	r2, r1
 800120a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2101      	movs	r1, #1
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	e007      	b.n	800122e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2220      	movs	r2, #32
 8001222:	2100      	movs	r1, #0
 8001224:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001226:	2317      	movs	r3, #23
 8001228:	18fb      	adds	r3, r7, r3
 800122a:	2202      	movs	r2, #2
 800122c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800122e:	2317      	movs	r3, #23
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	781b      	ldrb	r3, [r3, #0]
}
 8001234:	0018      	movs	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	b006      	add	sp, #24
 800123a:	bd80      	pop	{r7, pc}

0800123c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2221      	movs	r2, #33	; 0x21
 8001248:	5c9b      	ldrb	r3, [r3, r2]
 800124a:	b2db      	uxtb	r3, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d008      	beq.n	8001262 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2204      	movs	r2, #4
 8001254:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2220      	movs	r2, #32
 800125a:	2100      	movs	r1, #0
 800125c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e020      	b.n	80012a4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	210e      	movs	r1, #14
 800126e:	438a      	bics	r2, r1
 8001270:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2101      	movs	r1, #1
 800127e:	438a      	bics	r2, r1
 8001280:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800128a:	2101      	movs	r1, #1
 800128c:	4091      	lsls	r1, r2
 800128e:	000a      	movs	r2, r1
 8001290:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2221      	movs	r2, #33	; 0x21
 8001296:	2101      	movs	r1, #1
 8001298:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2220      	movs	r2, #32
 800129e:	2100      	movs	r1, #0
 80012a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	0018      	movs	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	b002      	add	sp, #8
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012b4:	210f      	movs	r1, #15
 80012b6:	187b      	adds	r3, r7, r1
 80012b8:	2200      	movs	r2, #0
 80012ba:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2221      	movs	r2, #33	; 0x21
 80012c0:	5c9b      	ldrb	r3, [r3, r2]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d006      	beq.n	80012d6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2201      	movs	r2, #1
 80012d2:	701a      	strb	r2, [r3, #0]
 80012d4:	e028      	b.n	8001328 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	210e      	movs	r1, #14
 80012e2:	438a      	bics	r2, r1
 80012e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2101      	movs	r1, #1
 80012f2:	438a      	bics	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012fe:	2101      	movs	r1, #1
 8001300:	4091      	lsls	r1, r2
 8001302:	000a      	movs	r2, r1
 8001304:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2221      	movs	r2, #33	; 0x21
 800130a:	2101      	movs	r1, #1
 800130c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2220      	movs	r2, #32
 8001312:	2100      	movs	r1, #0
 8001314:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	0010      	movs	r0, r2
 8001326:	4798      	blx	r3
    }
  }
  return status;
 8001328:	230f      	movs	r3, #15
 800132a:	18fb      	adds	r3, r7, r3
 800132c:	781b      	ldrb	r3, [r3, #0]
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b004      	add	sp, #16
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	2204      	movs	r2, #4
 8001354:	409a      	lsls	r2, r3
 8001356:	0013      	movs	r3, r2
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	4013      	ands	r3, r2
 800135c:	d024      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x72>
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2204      	movs	r2, #4
 8001362:	4013      	ands	r3, r2
 8001364:	d020      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2220      	movs	r2, #32
 800136e:	4013      	ands	r3, r2
 8001370:	d107      	bne.n	8001382 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2104      	movs	r1, #4
 800137e:	438a      	bics	r2, r1
 8001380:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800138a:	2104      	movs	r1, #4
 800138c:	4091      	lsls	r1, r2
 800138e:	000a      	movs	r2, r1
 8001390:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001396:	2b00      	cmp	r3, #0
 8001398:	d100      	bne.n	800139c <HAL_DMA_IRQHandler+0x66>
 800139a:	e06a      	b.n	8001472 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	0010      	movs	r0, r2
 80013a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80013a6:	e064      	b.n	8001472 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	2202      	movs	r2, #2
 80013ae:	409a      	lsls	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	4013      	ands	r3, r2
 80013b6:	d02b      	beq.n	8001410 <HAL_DMA_IRQHandler+0xda>
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	2202      	movs	r2, #2
 80013bc:	4013      	ands	r3, r2
 80013be:	d027      	beq.n	8001410 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2220      	movs	r2, #32
 80013c8:	4013      	ands	r3, r2
 80013ca:	d10b      	bne.n	80013e4 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	210a      	movs	r1, #10
 80013d8:	438a      	bics	r2, r1
 80013da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2221      	movs	r2, #33	; 0x21
 80013e0:	2101      	movs	r1, #1
 80013e2:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ec:	2102      	movs	r1, #2
 80013ee:	4091      	lsls	r1, r2
 80013f0:	000a      	movs	r2, r1
 80013f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2220      	movs	r2, #32
 80013f8:	2100      	movs	r1, #0
 80013fa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001400:	2b00      	cmp	r3, #0
 8001402:	d036      	beq.n	8001472 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	0010      	movs	r0, r2
 800140c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800140e:	e030      	b.n	8001472 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	2208      	movs	r2, #8
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4013      	ands	r3, r2
 800141e:	d028      	beq.n	8001472 <HAL_DMA_IRQHandler+0x13c>
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	2208      	movs	r2, #8
 8001424:	4013      	ands	r3, r2
 8001426:	d024      	beq.n	8001472 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	210e      	movs	r1, #14
 8001434:	438a      	bics	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001440:	2101      	movs	r1, #1
 8001442:	4091      	lsls	r1, r2
 8001444:	000a      	movs	r2, r1
 8001446:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2201      	movs	r2, #1
 800144c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2221      	movs	r2, #33	; 0x21
 8001452:	2101      	movs	r1, #1
 8001454:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2220      	movs	r2, #32
 800145a:	2100      	movs	r1, #0
 800145c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	0010      	movs	r0, r2
 800146e:	4798      	blx	r3
    }
  }
}
 8001470:	e7ff      	b.n	8001472 <HAL_DMA_IRQHandler+0x13c>
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b004      	add	sp, #16
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2221      	movs	r2, #33	; 0x21
 8001486:	5c9b      	ldrb	r3, [r3, r2]
 8001488:	b2db      	uxtb	r3, r3
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b002      	add	sp, #8
 8001490:	bd80      	pop	{r7, pc}

08001492 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b084      	sub	sp, #16
 8001496:	af00      	add	r7, sp, #0
 8001498:	60f8      	str	r0, [r7, #12]
 800149a:	60b9      	str	r1, [r7, #8]
 800149c:	607a      	str	r2, [r7, #4]
 800149e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014a8:	2101      	movs	r1, #1
 80014aa:	4091      	lsls	r1, r2
 80014ac:	000a      	movs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b10      	cmp	r3, #16
 80014be:	d108      	bne.n	80014d2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	68ba      	ldr	r2, [r7, #8]
 80014ce:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80014d0:	e007      	b.n	80014e2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	60da      	str	r2, [r3, #12]
}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b004      	add	sp, #16
 80014e8:	bd80      	pop	{r7, pc}
	...

080014ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a08      	ldr	r2, [pc, #32]	; (800151c <DMA_CalcBaseAndBitshift+0x30>)
 80014fa:	4694      	mov	ip, r2
 80014fc:	4463      	add	r3, ip
 80014fe:	2114      	movs	r1, #20
 8001500:	0018      	movs	r0, r3
 8001502:	f7fe fe01 	bl	8000108 <__udivsi3>
 8001506:	0003      	movs	r3, r0
 8001508:	009a      	lsls	r2, r3, #2
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a03      	ldr	r2, [pc, #12]	; (8001520 <DMA_CalcBaseAndBitshift+0x34>)
 8001512:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46bd      	mov	sp, r7
 8001518:	b002      	add	sp, #8
 800151a:	bd80      	pop	{r7, pc}
 800151c:	bffdfff8 	.word	0xbffdfff8
 8001520:	40020000 	.word	0x40020000

08001524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001532:	e14f      	b.n	80017d4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2101      	movs	r1, #1
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	4091      	lsls	r1, r2
 800153e:	000a      	movs	r2, r1
 8001540:	4013      	ands	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d100      	bne.n	800154c <HAL_GPIO_Init+0x28>
 800154a:	e140      	b.n	80017ce <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2203      	movs	r2, #3
 8001552:	4013      	ands	r3, r2
 8001554:	2b01      	cmp	r3, #1
 8001556:	d005      	beq.n	8001564 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2203      	movs	r2, #3
 800155e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001560:	2b02      	cmp	r3, #2
 8001562:	d130      	bne.n	80015c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	2203      	movs	r2, #3
 8001570:	409a      	lsls	r2, r3
 8001572:	0013      	movs	r3, r2
 8001574:	43da      	mvns	r2, r3
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	4013      	ands	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	409a      	lsls	r2, r3
 8001586:	0013      	movs	r3, r2
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	4313      	orrs	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800159a:	2201      	movs	r2, #1
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
 80015a0:	0013      	movs	r3, r2
 80015a2:	43da      	mvns	r2, r3
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4013      	ands	r3, r2
 80015a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	091b      	lsrs	r3, r3, #4
 80015b0:	2201      	movs	r2, #1
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
 80015b8:	0013      	movs	r3, r2
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	4313      	orrs	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2203      	movs	r2, #3
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b03      	cmp	r3, #3
 80015d0:	d017      	beq.n	8001602 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	2203      	movs	r2, #3
 80015de:	409a      	lsls	r2, r3
 80015e0:	0013      	movs	r3, r2
 80015e2:	43da      	mvns	r2, r3
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	4013      	ands	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	689a      	ldr	r2, [r3, #8]
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	4013      	ands	r3, r2
 800160a:	2b02      	cmp	r3, #2
 800160c:	d123      	bne.n	8001656 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	08da      	lsrs	r2, r3, #3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	3208      	adds	r2, #8
 8001616:	0092      	lsls	r2, r2, #2
 8001618:	58d3      	ldr	r3, [r2, r3]
 800161a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	2207      	movs	r2, #7
 8001620:	4013      	ands	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	220f      	movs	r2, #15
 8001626:	409a      	lsls	r2, r3
 8001628:	0013      	movs	r3, r2
 800162a:	43da      	mvns	r2, r3
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	691a      	ldr	r2, [r3, #16]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	2107      	movs	r1, #7
 800163a:	400b      	ands	r3, r1
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	409a      	lsls	r2, r3
 8001640:	0013      	movs	r3, r2
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	08da      	lsrs	r2, r3, #3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3208      	adds	r2, #8
 8001650:	0092      	lsls	r2, r2, #2
 8001652:	6939      	ldr	r1, [r7, #16]
 8001654:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	2203      	movs	r2, #3
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	43da      	mvns	r2, r3
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	4013      	ands	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2203      	movs	r2, #3
 8001674:	401a      	ands	r2, r3
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	409a      	lsls	r2, r3
 800167c:	0013      	movs	r3, r2
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	4313      	orrs	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	23c0      	movs	r3, #192	; 0xc0
 8001690:	029b      	lsls	r3, r3, #10
 8001692:	4013      	ands	r3, r2
 8001694:	d100      	bne.n	8001698 <HAL_GPIO_Init+0x174>
 8001696:	e09a      	b.n	80017ce <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001698:	4b54      	ldr	r3, [pc, #336]	; (80017ec <HAL_GPIO_Init+0x2c8>)
 800169a:	699a      	ldr	r2, [r3, #24]
 800169c:	4b53      	ldr	r3, [pc, #332]	; (80017ec <HAL_GPIO_Init+0x2c8>)
 800169e:	2101      	movs	r1, #1
 80016a0:	430a      	orrs	r2, r1
 80016a2:	619a      	str	r2, [r3, #24]
 80016a4:	4b51      	ldr	r3, [pc, #324]	; (80017ec <HAL_GPIO_Init+0x2c8>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	2201      	movs	r2, #1
 80016aa:	4013      	ands	r3, r2
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016b0:	4a4f      	ldr	r2, [pc, #316]	; (80017f0 <HAL_GPIO_Init+0x2cc>)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	089b      	lsrs	r3, r3, #2
 80016b6:	3302      	adds	r3, #2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	589b      	ldr	r3, [r3, r2]
 80016bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	2203      	movs	r2, #3
 80016c2:	4013      	ands	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	220f      	movs	r2, #15
 80016c8:	409a      	lsls	r2, r3
 80016ca:	0013      	movs	r3, r2
 80016cc:	43da      	mvns	r2, r3
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4013      	ands	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	2390      	movs	r3, #144	; 0x90
 80016d8:	05db      	lsls	r3, r3, #23
 80016da:	429a      	cmp	r2, r3
 80016dc:	d013      	beq.n	8001706 <HAL_GPIO_Init+0x1e2>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a44      	ldr	r2, [pc, #272]	; (80017f4 <HAL_GPIO_Init+0x2d0>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d00d      	beq.n	8001702 <HAL_GPIO_Init+0x1de>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a43      	ldr	r2, [pc, #268]	; (80017f8 <HAL_GPIO_Init+0x2d4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d007      	beq.n	80016fe <HAL_GPIO_Init+0x1da>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a42      	ldr	r2, [pc, #264]	; (80017fc <HAL_GPIO_Init+0x2d8>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d101      	bne.n	80016fa <HAL_GPIO_Init+0x1d6>
 80016f6:	2303      	movs	r3, #3
 80016f8:	e006      	b.n	8001708 <HAL_GPIO_Init+0x1e4>
 80016fa:	2305      	movs	r3, #5
 80016fc:	e004      	b.n	8001708 <HAL_GPIO_Init+0x1e4>
 80016fe:	2302      	movs	r3, #2
 8001700:	e002      	b.n	8001708 <HAL_GPIO_Init+0x1e4>
 8001702:	2301      	movs	r3, #1
 8001704:	e000      	b.n	8001708 <HAL_GPIO_Init+0x1e4>
 8001706:	2300      	movs	r3, #0
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	2103      	movs	r1, #3
 800170c:	400a      	ands	r2, r1
 800170e:	0092      	lsls	r2, r2, #2
 8001710:	4093      	lsls	r3, r2
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001718:	4935      	ldr	r1, [pc, #212]	; (80017f0 <HAL_GPIO_Init+0x2cc>)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	089b      	lsrs	r3, r3, #2
 800171e:	3302      	adds	r3, #2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001726:	4b36      	ldr	r3, [pc, #216]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	43da      	mvns	r2, r3
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	4013      	ands	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	035b      	lsls	r3, r3, #13
 800173e:	4013      	ands	r3, r2
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	4313      	orrs	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800174a:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001750:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	43da      	mvns	r2, r3
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	4013      	ands	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	039b      	lsls	r3, r3, #14
 8001768:	4013      	ands	r3, r2
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4313      	orrs	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800177a:	4b21      	ldr	r3, [pc, #132]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	43da      	mvns	r2, r3
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	4013      	ands	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685a      	ldr	r2, [r3, #4]
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	029b      	lsls	r3, r3, #10
 8001792:	4013      	ands	r3, r2
 8001794:	d003      	beq.n	800179e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4313      	orrs	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800179e:	4b18      	ldr	r3, [pc, #96]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80017a4:	4b16      	ldr	r3, [pc, #88]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	43da      	mvns	r2, r3
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	4013      	ands	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	025b      	lsls	r3, r3, #9
 80017bc:	4013      	ands	r3, r2
 80017be:	d003      	beq.n	80017c8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80017c0:	693a      	ldr	r2, [r7, #16]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017c8:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <HAL_GPIO_Init+0x2dc>)
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	3301      	adds	r3, #1
 80017d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	40da      	lsrs	r2, r3
 80017dc:	1e13      	subs	r3, r2, #0
 80017de:	d000      	beq.n	80017e2 <HAL_GPIO_Init+0x2be>
 80017e0:	e6a8      	b.n	8001534 <HAL_GPIO_Init+0x10>
  } 
}
 80017e2:	46c0      	nop			; (mov r8, r8)
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b006      	add	sp, #24
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010000 	.word	0x40010000
 80017f4:	48000400 	.word	0x48000400
 80017f8:	48000800 	.word	0x48000800
 80017fc:	48000c00 	.word	0x48000c00
 8001800:	40010400 	.word	0x40010400

08001804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	0008      	movs	r0, r1
 800180e:	0011      	movs	r1, r2
 8001810:	1cbb      	adds	r3, r7, #2
 8001812:	1c02      	adds	r2, r0, #0
 8001814:	801a      	strh	r2, [r3, #0]
 8001816:	1c7b      	adds	r3, r7, #1
 8001818:	1c0a      	adds	r2, r1, #0
 800181a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800181c:	1c7b      	adds	r3, r7, #1
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d004      	beq.n	800182e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001824:	1cbb      	adds	r3, r7, #2
 8001826:	881a      	ldrh	r2, [r3, #0]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800182c:	e003      	b.n	8001836 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800182e:	1cbb      	adds	r3, r7, #2
 8001830:	881a      	ldrh	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b002      	add	sp, #8
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e082      	b.n	8001958 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2241      	movs	r2, #65	; 0x41
 8001856:	5c9b      	ldrb	r3, [r3, r2]
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d107      	bne.n	800186e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2240      	movs	r2, #64	; 0x40
 8001862:	2100      	movs	r1, #0
 8001864:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff f923 	bl	8000ab4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2241      	movs	r2, #65	; 0x41
 8001872:	2124      	movs	r1, #36	; 0x24
 8001874:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2101      	movs	r1, #1
 8001882:	438a      	bics	r2, r1
 8001884:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4934      	ldr	r1, [pc, #208]	; (8001960 <HAL_I2C_Init+0x120>)
 8001890:	400a      	ands	r2, r1
 8001892:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	689a      	ldr	r2, [r3, #8]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4931      	ldr	r1, [pc, #196]	; (8001964 <HAL_I2C_Init+0x124>)
 80018a0:	400a      	ands	r2, r1
 80018a2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d108      	bne.n	80018be <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2180      	movs	r1, #128	; 0x80
 80018b6:	0209      	lsls	r1, r1, #8
 80018b8:	430a      	orrs	r2, r1
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	e007      	b.n	80018ce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689a      	ldr	r2, [r3, #8]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2184      	movs	r1, #132	; 0x84
 80018c8:	0209      	lsls	r1, r1, #8
 80018ca:	430a      	orrs	r2, r1
 80018cc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d104      	bne.n	80018e0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2280      	movs	r2, #128	; 0x80
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	491f      	ldr	r1, [pc, #124]	; (8001968 <HAL_I2C_Init+0x128>)
 80018ec:	430a      	orrs	r2, r1
 80018ee:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	68da      	ldr	r2, [r3, #12]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	491a      	ldr	r1, [pc, #104]	; (8001964 <HAL_I2C_Init+0x124>)
 80018fc:	400a      	ands	r2, r1
 80018fe:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	691a      	ldr	r2, [r3, #16]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	431a      	orrs	r2, r3
 800190a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69d9      	ldr	r1, [r3, #28]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1a      	ldr	r2, [r3, #32]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	430a      	orrs	r2, r1
 8001928:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2101      	movs	r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2241      	movs	r2, #65	; 0x41
 8001944:	2120      	movs	r1, #32
 8001946:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2242      	movs	r2, #66	; 0x42
 8001952:	2100      	movs	r1, #0
 8001954:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	0018      	movs	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	b002      	add	sp, #8
 800195e:	bd80      	pop	{r7, pc}
 8001960:	f0ffffff 	.word	0xf0ffffff
 8001964:	ffff7fff 	.word	0xffff7fff
 8001968:	02008000 	.word	0x02008000

0800196c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800196c:	b5b0      	push	{r4, r5, r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af02      	add	r7, sp, #8
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	0008      	movs	r0, r1
 8001976:	607a      	str	r2, [r7, #4]
 8001978:	0019      	movs	r1, r3
 800197a:	230a      	movs	r3, #10
 800197c:	18fb      	adds	r3, r7, r3
 800197e:	1c02      	adds	r2, r0, #0
 8001980:	801a      	strh	r2, [r3, #0]
 8001982:	2308      	movs	r3, #8
 8001984:	18fb      	adds	r3, r7, r3
 8001986:	1c0a      	adds	r2, r1, #0
 8001988:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2241      	movs	r2, #65	; 0x41
 800198e:	5c9b      	ldrb	r3, [r3, r2]
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b20      	cmp	r3, #32
 8001994:	d000      	beq.n	8001998 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8001996:	e0dd      	b.n	8001b54 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	699a      	ldr	r2, [r3, #24]
 800199e:	2380      	movs	r3, #128	; 0x80
 80019a0:	021b      	lsls	r3, r3, #8
 80019a2:	401a      	ands	r2, r3
 80019a4:	2380      	movs	r3, #128	; 0x80
 80019a6:	021b      	lsls	r3, r3, #8
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d101      	bne.n	80019b0 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 80019ac:	2302      	movs	r3, #2
 80019ae:	e0d2      	b.n	8001b56 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2240      	movs	r2, #64	; 0x40
 80019b4:	5c9b      	ldrb	r3, [r3, r2]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d101      	bne.n	80019be <HAL_I2C_Master_Transmit_DMA+0x52>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e0cb      	b.n	8001b56 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2240      	movs	r2, #64	; 0x40
 80019c2:	2101      	movs	r1, #1
 80019c4:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2241      	movs	r2, #65	; 0x41
 80019ca:	2121      	movs	r1, #33	; 0x21
 80019cc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2242      	movs	r2, #66	; 0x42
 80019d2:	2110      	movs	r1, #16
 80019d4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2200      	movs	r2, #0
 80019da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2208      	movs	r2, #8
 80019e6:	18ba      	adds	r2, r7, r2
 80019e8:	8812      	ldrh	r2, [r2, #0]
 80019ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4a5c      	ldr	r2, [pc, #368]	; (8001b60 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	4a5b      	ldr	r2, [pc, #364]	; (8001b64 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 80019f6:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	2bff      	cmp	r3, #255	; 0xff
 8001a00:	d906      	bls.n	8001a10 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	22ff      	movs	r2, #255	; 0xff
 8001a06:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a08:	2380      	movs	r3, #128	; 0x80
 8001a0a:	045b      	lsls	r3, r3, #17
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	e007      	b.n	8001a20 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a1a:	2380      	movs	r3, #128	; 0x80
 8001a1c:	049b      	lsls	r3, r3, #18
 8001a1e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d100      	bne.n	8001a2a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8001a28:	e078      	b.n	8001b1c <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d023      	beq.n	8001a7a <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a36:	4a4c      	ldr	r2, [pc, #304]	; (8001b68 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8001a38:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a3e:	4a4b      	ldr	r2, [pc, #300]	; (8001b6c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8001a40:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a46:	2200      	movs	r2, #0
 8001a48:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a4e:	2200      	movs	r2, #0
 8001a50:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	3328      	adds	r3, #40	; 0x28
 8001a5e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001a64:	2513      	movs	r5, #19
 8001a66:	197c      	adds	r4, r7, r5
 8001a68:	f7ff fb82 	bl	8001170 <HAL_DMA_Start_IT>
 8001a6c:	0003      	movs	r3, r0
 8001a6e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8001a70:	197b      	adds	r3, r7, r5
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d13d      	bne.n	8001af4 <HAL_I2C_Master_Transmit_DMA+0x188>
 8001a78:	e013      	b.n	8001aa2 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2241      	movs	r2, #65	; 0x41
 8001a7e:	2120      	movs	r1, #32
 8001a80:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2242      	movs	r2, #66	; 0x42
 8001a86:	2100      	movs	r1, #0
 8001a88:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	2280      	movs	r2, #128	; 0x80
 8001a90:	431a      	orrs	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2240      	movs	r2, #64	; 0x40
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e059      	b.n	8001b56 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	697c      	ldr	r4, [r7, #20]
 8001aaa:	230a      	movs	r3, #10
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	8819      	ldrh	r1, [r3, #0]
 8001ab0:	68f8      	ldr	r0, [r7, #12]
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	0023      	movs	r3, r4
 8001ab8:	f001 fc1c 	bl	80032f4 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2240      	movs	r2, #64	; 0x40
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2110      	movs	r1, #16
 8001ada:	0018      	movs	r0, r3
 8001adc:	f001 fc44 	bl	8003368 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2180      	movs	r1, #128	; 0x80
 8001aec:	01c9      	lsls	r1, r1, #7
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e02d      	b.n	8001b50 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2241      	movs	r2, #65	; 0x41
 8001af8:	2120      	movs	r1, #32
 8001afa:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2242      	movs	r2, #66	; 0x42
 8001b00:	2100      	movs	r1, #0
 8001b02:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b08:	2210      	movs	r2, #16
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2240      	movs	r2, #64	; 0x40
 8001b14:	2100      	movs	r1, #0
 8001b16:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e01c      	b.n	8001b56 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	4a15      	ldr	r2, [pc, #84]	; (8001b74 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8001b20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	049c      	lsls	r4, r3, #18
 8001b2c:	230a      	movs	r3, #10
 8001b2e:	18fb      	adds	r3, r7, r3
 8001b30:	8819      	ldrh	r1, [r3, #0]
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	0023      	movs	r3, r4
 8001b3a:	f001 fbdb 	bl	80032f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2240      	movs	r2, #64	; 0x40
 8001b42:	2100      	movs	r1, #0
 8001b44:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f001 fc0c 	bl	8003368 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8001b50:	2300      	movs	r3, #0
 8001b52:	e000      	b.n	8001b56 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001b54:	2302      	movs	r3, #2
  }
}
 8001b56:	0018      	movs	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	b006      	add	sp, #24
 8001b5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	ffff0000 	.word	0xffff0000
 8001b64:	080021ad 	.word	0x080021ad
 8001b68:	080031e5 	.word	0x080031e5
 8001b6c:	08003285 	.word	0x08003285
 8001b70:	80002000 	.word	0x80002000
 8001b74:	08001d01 	.word	0x08001d01

08001b78 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	68f9      	ldr	r1, [r7, #12]
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	4798      	blx	r3
  }
}
 8001ba4:	46c0      	nop			; (mov r8, r8)
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	b004      	add	sp, #16
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	0a1b      	lsrs	r3, r3, #8
 8001bc8:	001a      	movs	r2, r3
 8001bca:	2301      	movs	r3, #1
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d010      	beq.n	8001bf2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	09db      	lsrs	r3, r3, #7
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001bda:	d00a      	beq.n	8001bf2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	2201      	movs	r2, #1
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2280      	movs	r2, #128	; 0x80
 8001bee:	0052      	lsls	r2, r2, #1
 8001bf0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	0a9b      	lsrs	r3, r3, #10
 8001bf6:	001a      	movs	r2, r3
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d010      	beq.n	8001c20 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	09db      	lsrs	r3, r3, #7
 8001c02:	001a      	movs	r2, r3
 8001c04:	2301      	movs	r3, #1
 8001c06:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001c08:	d00a      	beq.n	8001c20 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0e:	2208      	movs	r2, #8
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2280      	movs	r2, #128	; 0x80
 8001c1c:	00d2      	lsls	r2, r2, #3
 8001c1e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	0a5b      	lsrs	r3, r3, #9
 8001c24:	001a      	movs	r2, r3
 8001c26:	2301      	movs	r3, #1
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d010      	beq.n	8001c4e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	09db      	lsrs	r3, r3, #7
 8001c30:	001a      	movs	r2, r3
 8001c32:	2301      	movs	r3, #1
 8001c34:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001c36:	d00a      	beq.n	8001c4e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2280      	movs	r2, #128	; 0x80
 8001c4a:	0092      	lsls	r2, r2, #2
 8001c4c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	220b      	movs	r2, #11
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d005      	beq.n	8001c68 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0011      	movs	r1, r2
 8001c62:	0018      	movs	r0, r3
 8001c64:	f001 f970 	bl	8002f48 <I2C_ITError>
  }
}
 8001c68:	46c0      	nop			; (mov r8, r8)
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b006      	add	sp, #24
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001c78:	46c0      	nop			; (mov r8, r8)
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	b002      	add	sp, #8
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001c88:	46c0      	nop			; (mov r8, r8)
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	b002      	add	sp, #8
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001c98:	46c0      	nop			; (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b002      	add	sp, #8
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	0008      	movs	r0, r1
 8001caa:	0011      	movs	r1, r2
 8001cac:	1cfb      	adds	r3, r7, #3
 8001cae:	1c02      	adds	r2, r0, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
 8001cb2:	003b      	movs	r3, r7
 8001cb4:	1c0a      	adds	r2, r1, #0
 8001cb6:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b002      	add	sp, #8
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001cc8:	46c0      	nop			; (mov r8, r8)
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b002      	add	sp, #8
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001cd8:	46c0      	nop			; (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b002      	add	sp, #8
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001ce8:	46c0      	nop			; (mov r8, r8)
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b002      	add	sp, #8
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b002      	add	sp, #8
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b089      	sub	sp, #36	; 0x24
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2240      	movs	r2, #64	; 0x40
 8001d14:	5c9b      	ldrb	r3, [r3, r2]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <I2C_Master_ISR_IT+0x1e>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e12b      	b.n	8001f76 <I2C_Master_ISR_IT+0x276>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2240      	movs	r2, #64	; 0x40
 8001d22:	2101      	movs	r1, #1
 8001d24:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	091b      	lsrs	r3, r3, #4
 8001d2a:	001a      	movs	r2, r3
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d014      	beq.n	8001d5c <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	091b      	lsrs	r3, r3, #4
 8001d36:	001a      	movs	r2, r3
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001d3c:	d00e      	beq.n	8001d5c <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2210      	movs	r2, #16
 8001d44:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	2204      	movs	r2, #4
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	0018      	movs	r0, r3
 8001d56:	f001 fa22 	bl	800319e <I2C_Flush_TXDR>
 8001d5a:	e0f5      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	001a      	movs	r2, r3
 8001d62:	2301      	movs	r3, #1
 8001d64:	4013      	ands	r3, r2
 8001d66:	d023      	beq.n	8001db0 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	089b      	lsrs	r3, r3, #2
 8001d6c:	001a      	movs	r2, r3
 8001d6e:	2301      	movs	r3, #1
 8001d70:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001d72:	d01d      	beq.n	8001db0 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2204      	movs	r2, #4
 8001d78:	4393      	bics	r3, r2
 8001d7a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	1c5a      	adds	r2, r3, #1
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	3b01      	subs	r3, #1
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001dae:	e0cb      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	085b      	lsrs	r3, r3, #1
 8001db4:	001a      	movs	r2, r3
 8001db6:	2301      	movs	r3, #1
 8001db8:	4013      	ands	r3, r2
 8001dba:	d01e      	beq.n	8001dfa <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	085b      	lsrs	r3, r3, #1
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001dc6:	d018      	beq.n	8001dfa <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dcc:	781a      	ldrb	r2, [r3, #0]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd8:	1c5a      	adds	r2, r3, #1
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001de2:	3b01      	subs	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	3b01      	subs	r3, #1
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001df8:	e0a6      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	09db      	lsrs	r3, r3, #7
 8001dfe:	001a      	movs	r2, r3
 8001e00:	2301      	movs	r3, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	d100      	bne.n	8001e08 <I2C_Master_ISR_IT+0x108>
 8001e06:	e06b      	b.n	8001ee0 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	099b      	lsrs	r3, r3, #6
 8001e0c:	001a      	movs	r2, r3
 8001e0e:	2301      	movs	r3, #1
 8001e10:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8001e12:	d065      	beq.n	8001ee0 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d04a      	beq.n	8001eb4 <I2C_Master_ISR_IT+0x1b4>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d146      	bne.n	8001eb4 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	2112      	movs	r1, #18
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	0592      	lsls	r2, r2, #22
 8001e34:	0d92      	lsrs	r2, r2, #22
 8001e36:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	2bff      	cmp	r3, #255	; 0xff
 8001e40:	d910      	bls.n	8001e64 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	22ff      	movs	r2, #255	; 0xff
 8001e46:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	045c      	lsls	r4, r3, #17
 8001e52:	187b      	adds	r3, r7, r1
 8001e54:	8819      	ldrh	r1, [r3, #0]
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	2300      	movs	r3, #0
 8001e5a:	9300      	str	r3, [sp, #0]
 8001e5c:	0023      	movs	r3, r4
 8001e5e:	f001 fa49 	bl	80032f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e62:	e03c      	b.n	8001ede <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	4a43      	ldr	r2, [pc, #268]	; (8001f80 <I2C_Master_ISR_IT+0x280>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d00e      	beq.n	8001e96 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001e82:	2312      	movs	r3, #18
 8001e84:	18fb      	adds	r3, r7, r3
 8001e86:	8819      	ldrh	r1, [r3, #0]
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	0023      	movs	r3, r4
 8001e90:	f001 fa30 	bl	80032f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e94:	e023      	b.n	8001ede <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	049c      	lsls	r4, r3, #18
 8001ea0:	2312      	movs	r3, #18
 8001ea2:	18fb      	adds	r3, r7, r3
 8001ea4:	8819      	ldrh	r1, [r3, #0]
 8001ea6:	68f8      	ldr	r0, [r7, #12]
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	0023      	movs	r3, r4
 8001eae:	f001 fa21 	bl	80032f4 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001eb2:	e014      	b.n	8001ede <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	2380      	movs	r3, #128	; 0x80
 8001ebc:	049b      	lsls	r3, r3, #18
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	049b      	lsls	r3, r3, #18
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d004      	beq.n	8001ed2 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f000 fd44 	bl	8002958 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ed0:	e03a      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2140      	movs	r1, #64	; 0x40
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f001 f836 	bl	8002f48 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001edc:	e034      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
 8001ede:	e033      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	099b      	lsrs	r3, r3, #6
 8001ee4:	001a      	movs	r2, r3
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d02d      	beq.n	8001f48 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	099b      	lsrs	r3, r3, #6
 8001ef0:	001a      	movs	r2, r3
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8001ef6:	d027      	beq.n	8001f48 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d11d      	bne.n	8001f3e <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	049b      	lsls	r3, r3, #18
 8001f0c:	401a      	ands	r2, r3
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	049b      	lsls	r3, r3, #18
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d018      	beq.n	8001f48 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1a:	4a19      	ldr	r2, [pc, #100]	; (8001f80 <I2C_Master_ISR_IT+0x280>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d109      	bne.n	8001f34 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	01c9      	lsls	r1, r1, #7
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	e009      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	0018      	movs	r0, r3
 8001f38:	f000 fd0e 	bl	8002958 <I2C_ITMasterSeqCplt>
 8001f3c:	e004      	b.n	8001f48 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2140      	movs	r1, #64	; 0x40
 8001f42:	0018      	movs	r0, r3
 8001f44:	f001 f800 	bl	8002f48 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	001a      	movs	r2, r3
 8001f4e:	2301      	movs	r3, #1
 8001f50:	4013      	ands	r3, r2
 8001f52:	d00b      	beq.n	8001f6c <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	001a      	movs	r2, r3
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001f5e:	d005      	beq.n	8001f6c <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	0011      	movs	r1, r2
 8001f66:	0018      	movs	r0, r3
 8001f68:	f000 fd9e 	bl	8002aa8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2240      	movs	r2, #64	; 0x40
 8001f70:	2100      	movs	r1, #0
 8001f72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	0018      	movs	r0, r3
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	b007      	add	sp, #28
 8001f7c:	bd90      	pop	{r4, r7, pc}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	ffff0000 	.word	0xffff0000

08001f84 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f94:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2240      	movs	r2, #64	; 0x40
 8001f9e:	5c9b      	ldrb	r3, [r3, r2]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <I2C_Slave_ISR_IT+0x24>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e0fa      	b.n	800219e <I2C_Slave_ISR_IT+0x21a>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2240      	movs	r2, #64	; 0x40
 8001fac:	2101      	movs	r1, #1
 8001fae:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	095b      	lsrs	r3, r3, #5
 8001fb4:	001a      	movs	r2, r3
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d00b      	beq.n	8001fd4 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	001a      	movs	r2, r3
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001fc6:	d005      	beq.n	8001fd4 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	0011      	movs	r1, r2
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 fe3c 	bl	8002c4c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	001a      	movs	r2, r3
 8001fda:	2301      	movs	r3, #1
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d054      	beq.n	800208a <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	001a      	movs	r2, r3
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fea:	d04e      	beq.n	800208a <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d12d      	bne.n	8002052 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2241      	movs	r2, #65	; 0x41
 8001ffa:	5c9b      	ldrb	r3, [r3, r2]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b28      	cmp	r3, #40	; 0x28
 8002000:	d10b      	bne.n	800201a <I2C_Slave_ISR_IT+0x96>
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	2380      	movs	r3, #128	; 0x80
 8002006:	049b      	lsls	r3, r3, #18
 8002008:	429a      	cmp	r2, r3
 800200a:	d106      	bne.n	800201a <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	0011      	movs	r1, r2
 8002012:	0018      	movs	r0, r3
 8002014:	f000 ff3e 	bl	8002e94 <I2C_ITListenCplt>
 8002018:	e036      	b.n	8002088 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2241      	movs	r2, #65	; 0x41
 800201e:	5c9b      	ldrb	r3, [r3, r2]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b29      	cmp	r3, #41	; 0x29
 8002024:	d110      	bne.n	8002048 <I2C_Slave_ISR_IT+0xc4>
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	4a5f      	ldr	r2, [pc, #380]	; (80021a8 <I2C_Slave_ISR_IT+0x224>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d00c      	beq.n	8002048 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2210      	movs	r2, #16
 8002034:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	0018      	movs	r0, r3
 800203a:	f001 f8b0 	bl	800319e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	0018      	movs	r0, r3
 8002042:	f000 fccb 	bl	80029dc <I2C_ITSlaveSeqCplt>
 8002046:	e01f      	b.n	8002088 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2210      	movs	r2, #16
 800204e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002050:	e09d      	b.n	800218e <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2210      	movs	r2, #16
 8002058:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	2204      	movs	r2, #4
 8002060:	431a      	orrs	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <I2C_Slave_ISR_IT+0xf4>
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	2380      	movs	r3, #128	; 0x80
 8002070:	045b      	lsls	r3, r3, #17
 8002072:	429a      	cmp	r2, r3
 8002074:	d000      	beq.n	8002078 <I2C_Slave_ISR_IT+0xf4>
 8002076:	e08a      	b.n	800218e <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	0011      	movs	r1, r2
 8002080:	0018      	movs	r0, r3
 8002082:	f000 ff61 	bl	8002f48 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002086:	e082      	b.n	800218e <I2C_Slave_ISR_IT+0x20a>
 8002088:	e081      	b.n	800218e <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	089b      	lsrs	r3, r3, #2
 800208e:	001a      	movs	r2, r3
 8002090:	2301      	movs	r3, #1
 8002092:	4013      	ands	r3, r2
 8002094:	d031      	beq.n	80020fa <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	001a      	movs	r2, r3
 800209c:	2301      	movs	r3, #1
 800209e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80020a0:	d02b      	beq.n	80020fa <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d018      	beq.n	80020de <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c8:	3b01      	subs	r3, #1
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	3b01      	subs	r3, #1
 80020d8:	b29a      	uxth	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d154      	bne.n	8002192 <I2C_Slave_ISR_IT+0x20e>
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	4a2f      	ldr	r2, [pc, #188]	; (80021a8 <I2C_Slave_ISR_IT+0x224>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d050      	beq.n	8002192 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 fc72 	bl	80029dc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80020f8:	e04b      	b.n	8002192 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	08db      	lsrs	r3, r3, #3
 80020fe:	001a      	movs	r2, r3
 8002100:	2301      	movs	r3, #1
 8002102:	4013      	ands	r3, r2
 8002104:	d00c      	beq.n	8002120 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	08db      	lsrs	r3, r3, #3
 800210a:	001a      	movs	r2, r3
 800210c:	2301      	movs	r3, #1
 800210e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002110:	d006      	beq.n	8002120 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	0011      	movs	r1, r2
 8002118:	0018      	movs	r0, r3
 800211a:	f000 fb79 	bl	8002810 <I2C_ITAddrCplt>
 800211e:	e039      	b.n	8002194 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	085b      	lsrs	r3, r3, #1
 8002124:	001a      	movs	r2, r3
 8002126:	2301      	movs	r3, #1
 8002128:	4013      	ands	r3, r2
 800212a:	d033      	beq.n	8002194 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	085b      	lsrs	r3, r3, #1
 8002130:	001a      	movs	r2, r3
 8002132:	2301      	movs	r3, #1
 8002134:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002136:	d02d      	beq.n	8002194 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213c:	b29b      	uxth	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d018      	beq.n	8002174 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	781a      	ldrb	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800215c:	b29b      	uxth	r3, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216a:	3b01      	subs	r3, #1
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	851a      	strh	r2, [r3, #40]	; 0x28
 8002172:	e00f      	b.n	8002194 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	045b      	lsls	r3, r3, #17
 800217a:	429a      	cmp	r2, r3
 800217c:	d002      	beq.n	8002184 <I2C_Slave_ISR_IT+0x200>
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d107      	bne.n	8002194 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	0018      	movs	r0, r3
 8002188:	f000 fc28 	bl	80029dc <I2C_ITSlaveSeqCplt>
 800218c:	e002      	b.n	8002194 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	e000      	b.n	8002194 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8002192:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2240      	movs	r2, #64	; 0x40
 8002198:	2100      	movs	r1, #0
 800219a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b006      	add	sp, #24
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	ffff0000 	.word	0xffff0000

080021ac <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b089      	sub	sp, #36	; 0x24
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2240      	movs	r2, #64	; 0x40
 80021bc:	5c9b      	ldrb	r3, [r3, r2]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <I2C_Master_ISR_DMA+0x1a>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e0f7      	b.n	80023b6 <I2C_Master_ISR_DMA+0x20a>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2240      	movs	r2, #64	; 0x40
 80021ca:	2101      	movs	r1, #1
 80021cc:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	091b      	lsrs	r3, r3, #4
 80021d2:	001a      	movs	r2, r3
 80021d4:	2301      	movs	r3, #1
 80021d6:	4013      	ands	r3, r2
 80021d8:	d019      	beq.n	800220e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	001a      	movs	r2, r3
 80021e0:	2301      	movs	r3, #1
 80021e2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80021e4:	d013      	beq.n	800220e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2210      	movs	r2, #16
 80021ec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	2204      	movs	r2, #4
 80021f4:	431a      	orrs	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2120      	movs	r1, #32
 80021fe:	0018      	movs	r0, r3
 8002200:	f001 f8b2 	bl	8003368 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	0018      	movs	r0, r3
 8002208:	f000 ffc9 	bl	800319e <I2C_Flush_TXDR>
 800220c:	e0ce      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	09db      	lsrs	r3, r3, #7
 8002212:	001a      	movs	r2, r3
 8002214:	2301      	movs	r3, #1
 8002216:	4013      	ands	r3, r2
 8002218:	d100      	bne.n	800221c <I2C_Master_ISR_DMA+0x70>
 800221a:	e07e      	b.n	800231a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	099b      	lsrs	r3, r3, #6
 8002220:	001a      	movs	r2, r3
 8002222:	2301      	movs	r3, #1
 8002224:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002226:	d100      	bne.n	800222a <I2C_Master_ISR_DMA+0x7e>
 8002228:	e077      	b.n	800231a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2140      	movs	r1, #64	; 0x40
 8002236:	438a      	bics	r2, r1
 8002238:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800223e:	b29b      	uxth	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d055      	beq.n	80022f0 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	b29a      	uxth	r2, r3
 800224c:	2312      	movs	r3, #18
 800224e:	18fb      	adds	r3, r7, r3
 8002250:	0592      	lsls	r2, r2, #22
 8002252:	0d92      	lsrs	r2, r2, #22
 8002254:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800225a:	b29b      	uxth	r3, r3
 800225c:	2bff      	cmp	r3, #255	; 0xff
 800225e:	d906      	bls.n	800226e <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	22ff      	movs	r2, #255	; 0xff
 8002264:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	045b      	lsls	r3, r3, #17
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	e010      	b.n	8002290 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002272:	b29a      	uxth	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227c:	4a50      	ldr	r2, [pc, #320]	; (80023c0 <I2C_Master_ISR_DMA+0x214>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d003      	beq.n	800228a <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002286:	617b      	str	r3, [r7, #20]
 8002288:	e002      	b.n	8002290 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	049b      	lsls	r3, r3, #18
 800228e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002294:	b2da      	uxtb	r2, r3
 8002296:	697c      	ldr	r4, [r7, #20]
 8002298:	2312      	movs	r3, #18
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	8819      	ldrh	r1, [r3, #0]
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	2300      	movs	r3, #0
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	0023      	movs	r3, r4
 80022a6:	f001 f825 	bl	80032f4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2241      	movs	r2, #65	; 0x41
 80022c0:	5c9b      	ldrb	r3, [r3, r2]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b22      	cmp	r3, #34	; 0x22
 80022c6:	d109      	bne.n	80022dc <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2180      	movs	r1, #128	; 0x80
 80022d4:	0209      	lsls	r1, r1, #8
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80022da:	e067      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2180      	movs	r1, #128	; 0x80
 80022e8:	01c9      	lsls	r1, r1, #7
 80022ea:	430a      	orrs	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80022ee:	e05d      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	2380      	movs	r3, #128	; 0x80
 80022f8:	049b      	lsls	r3, r3, #18
 80022fa:	401a      	ands	r2, r3
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	049b      	lsls	r3, r3, #18
 8002300:	429a      	cmp	r2, r3
 8002302:	d004      	beq.n	800230e <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	0018      	movs	r0, r3
 8002308:	f000 fb26 	bl	8002958 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800230c:	e04e      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2140      	movs	r1, #64	; 0x40
 8002312:	0018      	movs	r0, r3
 8002314:	f000 fe18 	bl	8002f48 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002318:	e048      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	099b      	lsrs	r3, r3, #6
 800231e:	001a      	movs	r2, r3
 8002320:	2301      	movs	r3, #1
 8002322:	4013      	ands	r3, r2
 8002324:	d02e      	beq.n	8002384 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	099b      	lsrs	r3, r3, #6
 800232a:	001a      	movs	r2, r3
 800232c:	2301      	movs	r3, #1
 800232e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002330:	d028      	beq.n	8002384 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002336:	b29b      	uxth	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	d11d      	bne.n	8002378 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	049b      	lsls	r3, r3, #18
 8002346:	401a      	ands	r2, r3
 8002348:	2380      	movs	r3, #128	; 0x80
 800234a:	049b      	lsls	r3, r3, #18
 800234c:	429a      	cmp	r2, r3
 800234e:	d02c      	beq.n	80023aa <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002354:	4a1a      	ldr	r2, [pc, #104]	; (80023c0 <I2C_Master_ISR_DMA+0x214>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d109      	bne.n	800236e <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2180      	movs	r1, #128	; 0x80
 8002366:	01c9      	lsls	r1, r1, #7
 8002368:	430a      	orrs	r2, r1
 800236a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800236c:	e01d      	b.n	80023aa <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	0018      	movs	r0, r3
 8002372:	f000 faf1 	bl	8002958 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002376:	e018      	b.n	80023aa <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2140      	movs	r1, #64	; 0x40
 800237c:	0018      	movs	r0, r3
 800237e:	f000 fde3 	bl	8002f48 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002382:	e012      	b.n	80023aa <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	001a      	movs	r2, r3
 800238a:	2301      	movs	r3, #1
 800238c:	4013      	ands	r3, r2
 800238e:	d00d      	beq.n	80023ac <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	095b      	lsrs	r3, r3, #5
 8002394:	001a      	movs	r2, r3
 8002396:	2301      	movs	r3, #1
 8002398:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800239a:	d007      	beq.n	80023ac <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	0011      	movs	r1, r2
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 fb80 	bl	8002aa8 <I2C_ITMasterCplt>
 80023a8:	e000      	b.n	80023ac <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80023aa:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	2100      	movs	r1, #0
 80023b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b007      	add	sp, #28
 80023bc:	bd90      	pop	{r4, r7, pc}
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	ffff0000 	.word	0xffff0000

080023c4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b089      	sub	sp, #36	; 0x24
 80023c8:	af02      	add	r7, sp, #8
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80023d0:	4b92      	ldr	r3, [pc, #584]	; (800261c <I2C_Mem_ISR_DMA+0x258>)
 80023d2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2240      	movs	r2, #64	; 0x40
 80023d8:	5c9b      	ldrb	r3, [r3, r2]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <I2C_Mem_ISR_DMA+0x1e>
 80023de:	2302      	movs	r3, #2
 80023e0:	e118      	b.n	8002614 <I2C_Mem_ISR_DMA+0x250>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2240      	movs	r2, #64	; 0x40
 80023e6:	2101      	movs	r1, #1
 80023e8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	091b      	lsrs	r3, r3, #4
 80023ee:	001a      	movs	r2, r3
 80023f0:	2301      	movs	r3, #1
 80023f2:	4013      	ands	r3, r2
 80023f4:	d019      	beq.n	800242a <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	091b      	lsrs	r3, r3, #4
 80023fa:	001a      	movs	r2, r3
 80023fc:	2301      	movs	r3, #1
 80023fe:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002400:	d013      	beq.n	800242a <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2210      	movs	r2, #16
 8002408:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	2204      	movs	r2, #4
 8002410:	431a      	orrs	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2120      	movs	r1, #32
 800241a:	0018      	movs	r0, r3
 800241c:	f000 ffa4 	bl	8003368 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	0018      	movs	r0, r3
 8002424:	f000 febb 	bl	800319e <I2C_Flush_TXDR>
 8002428:	e0ef      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	085b      	lsrs	r3, r3, #1
 800242e:	001a      	movs	r2, r3
 8002430:	2301      	movs	r3, #1
 8002432:	4013      	ands	r3, r2
 8002434:	d00f      	beq.n	8002456 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	085b      	lsrs	r3, r3, #1
 800243a:	001a      	movs	r2, r3
 800243c:	2301      	movs	r3, #1
 800243e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002440:	d009      	beq.n	8002456 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800244a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2201      	movs	r2, #1
 8002450:	4252      	negs	r2, r2
 8002452:	651a      	str	r2, [r3, #80]	; 0x50
 8002454:	e0d9      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	09db      	lsrs	r3, r3, #7
 800245a:	001a      	movs	r2, r3
 800245c:	2301      	movs	r3, #1
 800245e:	4013      	ands	r3, r2
 8002460:	d060      	beq.n	8002524 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	099b      	lsrs	r3, r3, #6
 8002466:	001a      	movs	r2, r3
 8002468:	2301      	movs	r3, #1
 800246a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800246c:	d05a      	beq.n	8002524 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2110      	movs	r1, #16
 8002472:	0018      	movs	r0, r3
 8002474:	f000 ff78 	bl	8003368 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247c:	b29b      	uxth	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d04a      	beq.n	8002518 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002486:	b29b      	uxth	r3, r3
 8002488:	2bff      	cmp	r3, #255	; 0xff
 800248a:	d910      	bls.n	80024ae <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	22ff      	movs	r2, #255	; 0xff
 8002490:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002496:	b299      	uxth	r1, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800249c:	b2da      	uxtb	r2, r3
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	045b      	lsls	r3, r3, #17
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	2400      	movs	r4, #0
 80024a6:	9400      	str	r4, [sp, #0]
 80024a8:	f000 ff24 	bl	80032f4 <I2C_TransferConfig>
 80024ac:	e011      	b.n	80024d2 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024bc:	b299      	uxth	r1, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	049b      	lsls	r3, r3, #18
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	2400      	movs	r4, #0
 80024cc:	9400      	str	r4, [sp, #0]
 80024ce:	f000 ff11 	bl	80032f4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2241      	movs	r2, #65	; 0x41
 80024e8:	5c9b      	ldrb	r3, [r3, r2]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b22      	cmp	r3, #34	; 0x22
 80024ee:	d109      	bne.n	8002504 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2180      	movs	r1, #128	; 0x80
 80024fc:	0209      	lsls	r1, r1, #8
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002502:	e082      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2180      	movs	r1, #128	; 0x80
 8002510:	01c9      	lsls	r1, r1, #7
 8002512:	430a      	orrs	r2, r1
 8002514:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002516:	e078      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2140      	movs	r1, #64	; 0x40
 800251c:	0018      	movs	r0, r3
 800251e:	f000 fd13 	bl	8002f48 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002522:	e072      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	099b      	lsrs	r3, r3, #6
 8002528:	001a      	movs	r2, r3
 800252a:	2301      	movs	r3, #1
 800252c:	4013      	ands	r3, r2
 800252e:	d05a      	beq.n	80025e6 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	099b      	lsrs	r3, r3, #6
 8002534:	001a      	movs	r2, r3
 8002536:	2301      	movs	r3, #1
 8002538:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800253a:	d054      	beq.n	80025e6 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2241      	movs	r2, #65	; 0x41
 8002540:	5c9b      	ldrb	r3, [r3, r2]
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b22      	cmp	r3, #34	; 0x22
 8002546:	d101      	bne.n	800254c <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8002548:	4b35      	ldr	r3, [pc, #212]	; (8002620 <I2C_Mem_ISR_DMA+0x25c>)
 800254a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002550:	b29b      	uxth	r3, r3
 8002552:	2bff      	cmp	r3, #255	; 0xff
 8002554:	d911      	bls.n	800257a <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	22ff      	movs	r2, #255	; 0xff
 800255a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002560:	b299      	uxth	r1, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002566:	b2da      	uxtb	r2, r3
 8002568:	2380      	movs	r3, #128	; 0x80
 800256a:	045c      	lsls	r4, r3, #17
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	0023      	movs	r3, r4
 8002574:	f000 febe 	bl	80032f4 <I2C_TransferConfig>
 8002578:	e012      	b.n	80025a0 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002588:	b299      	uxth	r1, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800258e:	b2da      	uxtb	r2, r3
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	049c      	lsls	r4, r3, #18
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	0023      	movs	r3, r4
 800259c:	f000 feaa 	bl	80032f4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2241      	movs	r2, #65	; 0x41
 80025b6:	5c9b      	ldrb	r3, [r3, r2]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b22      	cmp	r3, #34	; 0x22
 80025bc:	d109      	bne.n	80025d2 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2180      	movs	r1, #128	; 0x80
 80025ca:	0209      	lsls	r1, r1, #8
 80025cc:	430a      	orrs	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025d0:	e01b      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2180      	movs	r1, #128	; 0x80
 80025de:	01c9      	lsls	r1, r1, #7
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025e4:	e011      	b.n	800260a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	095b      	lsrs	r3, r3, #5
 80025ea:	001a      	movs	r2, r3
 80025ec:	2301      	movs	r3, #1
 80025ee:	4013      	ands	r3, r2
 80025f0:	d00b      	beq.n	800260a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	095b      	lsrs	r3, r3, #5
 80025f6:	001a      	movs	r2, r3
 80025f8:	2301      	movs	r3, #1
 80025fa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025fc:	d005      	beq.n	800260a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	0011      	movs	r1, r2
 8002604:	0018      	movs	r0, r3
 8002606:	f000 fa4f 	bl	8002aa8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2240      	movs	r2, #64	; 0x40
 800260e:	2100      	movs	r1, #0
 8002610:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	0018      	movs	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	b007      	add	sp, #28
 800261a:	bd90      	pop	{r4, r7, pc}
 800261c:	80002000 	.word	0x80002000
 8002620:	80002400 	.word	0x80002400

08002624 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b088      	sub	sp, #32
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002634:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2240      	movs	r2, #64	; 0x40
 800263e:	5c9b      	ldrb	r3, [r3, r2]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d101      	bne.n	8002648 <I2C_Slave_ISR_DMA+0x24>
 8002644:	2302      	movs	r3, #2
 8002646:	e0dd      	b.n	8002804 <I2C_Slave_ISR_DMA+0x1e0>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2240      	movs	r2, #64	; 0x40
 800264c:	2101      	movs	r1, #1
 800264e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	095b      	lsrs	r3, r3, #5
 8002654:	001a      	movs	r2, r3
 8002656:	2301      	movs	r3, #1
 8002658:	4013      	ands	r3, r2
 800265a:	d00b      	beq.n	8002674 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	001a      	movs	r2, r3
 8002662:	2301      	movs	r3, #1
 8002664:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002666:	d005      	beq.n	8002674 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	0011      	movs	r1, r2
 800266e:	0018      	movs	r0, r3
 8002670:	f000 faec 	bl	8002c4c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	001a      	movs	r2, r3
 800267a:	2301      	movs	r3, #1
 800267c:	4013      	ands	r3, r2
 800267e:	d100      	bne.n	8002682 <I2C_Slave_ISR_DMA+0x5e>
 8002680:	e0a9      	b.n	80027d6 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	091b      	lsrs	r3, r3, #4
 8002686:	001a      	movs	r2, r3
 8002688:	2301      	movs	r3, #1
 800268a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800268c:	d100      	bne.n	8002690 <I2C_Slave_ISR_DMA+0x6c>
 800268e:	e0a2      	b.n	80027d6 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	0b9b      	lsrs	r3, r3, #14
 8002694:	001a      	movs	r2, r3
 8002696:	2301      	movs	r3, #1
 8002698:	4013      	ands	r3, r2
 800269a:	d106      	bne.n	80026aa <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	0bdb      	lsrs	r3, r3, #15
 80026a0:	001a      	movs	r2, r3
 80026a2:	2301      	movs	r3, #1
 80026a4:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80026a6:	d100      	bne.n	80026aa <I2C_Slave_ISR_DMA+0x86>
 80026a8:	e08e      	b.n	80027c8 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00d      	beq.n	80026ce <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	0bdb      	lsrs	r3, r3, #15
 80026b6:	001a      	movs	r2, r3
 80026b8:	2301      	movs	r3, #1
 80026ba:	4013      	ands	r3, r2
 80026bc:	d007      	beq.n	80026ce <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 80026ca:	2301      	movs	r3, #1
 80026cc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00d      	beq.n	80026f2 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	0b9b      	lsrs	r3, r3, #14
 80026da:	001a      	movs	r2, r3
 80026dc:	2301      	movs	r3, #1
 80026de:	4013      	ands	r3, r2
 80026e0:	d007      	beq.n	80026f2 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 80026ee:	2301      	movs	r3, #1
 80026f0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d12d      	bne.n	8002754 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2241      	movs	r2, #65	; 0x41
 80026fc:	5c9b      	ldrb	r3, [r3, r2]
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b28      	cmp	r3, #40	; 0x28
 8002702:	d10b      	bne.n	800271c <I2C_Slave_ISR_DMA+0xf8>
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	2380      	movs	r3, #128	; 0x80
 8002708:	049b      	lsls	r3, r3, #18
 800270a:	429a      	cmp	r2, r3
 800270c:	d106      	bne.n	800271c <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	0011      	movs	r1, r2
 8002714:	0018      	movs	r0, r3
 8002716:	f000 fbbd 	bl	8002e94 <I2C_ITListenCplt>
 800271a:	e054      	b.n	80027c6 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2241      	movs	r2, #65	; 0x41
 8002720:	5c9b      	ldrb	r3, [r3, r2]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b29      	cmp	r3, #41	; 0x29
 8002726:	d110      	bne.n	800274a <I2C_Slave_ISR_DMA+0x126>
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	4a38      	ldr	r2, [pc, #224]	; (800280c <I2C_Slave_ISR_DMA+0x1e8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d00c      	beq.n	800274a <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2210      	movs	r2, #16
 8002736:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	0018      	movs	r0, r3
 800273c:	f000 fd2f 	bl	800319e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	0018      	movs	r0, r3
 8002744:	f000 f94a 	bl	80029dc <I2C_ITSlaveSeqCplt>
 8002748:	e03d      	b.n	80027c6 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2210      	movs	r2, #16
 8002750:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002752:	e03e      	b.n	80027d2 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2210      	movs	r2, #16
 800275a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002760:	2204      	movs	r2, #4
 8002762:	431a      	orrs	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002768:	2317      	movs	r3, #23
 800276a:	18fb      	adds	r3, r7, r3
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	2141      	movs	r1, #65	; 0x41
 8002770:	5c52      	ldrb	r2, [r2, r1]
 8002772:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d004      	beq.n	8002784 <I2C_Slave_ISR_DMA+0x160>
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	045b      	lsls	r3, r3, #17
 8002780:	429a      	cmp	r2, r3
 8002782:	d126      	bne.n	80027d2 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002784:	2217      	movs	r2, #23
 8002786:	18bb      	adds	r3, r7, r2
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b21      	cmp	r3, #33	; 0x21
 800278c:	d003      	beq.n	8002796 <I2C_Slave_ISR_DMA+0x172>
 800278e:	18bb      	adds	r3, r7, r2
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b29      	cmp	r3, #41	; 0x29
 8002794:	d103      	bne.n	800279e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2221      	movs	r2, #33	; 0x21
 800279a:	631a      	str	r2, [r3, #48]	; 0x30
 800279c:	e00b      	b.n	80027b6 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800279e:	2217      	movs	r2, #23
 80027a0:	18bb      	adds	r3, r7, r2
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b22      	cmp	r3, #34	; 0x22
 80027a6:	d003      	beq.n	80027b0 <I2C_Slave_ISR_DMA+0x18c>
 80027a8:	18bb      	adds	r3, r7, r2
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b2a      	cmp	r3, #42	; 0x2a
 80027ae:	d102      	bne.n	80027b6 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2222      	movs	r2, #34	; 0x22
 80027b4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	0011      	movs	r1, r2
 80027be:	0018      	movs	r0, r3
 80027c0:	f000 fbc2 	bl	8002f48 <I2C_ITError>
      if (treatdmanack == 1U)
 80027c4:	e005      	b.n	80027d2 <I2C_Slave_ISR_DMA+0x1ae>
 80027c6:	e004      	b.n	80027d2 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2210      	movs	r2, #16
 80027ce:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80027d0:	e013      	b.n	80027fa <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 80027d2:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80027d4:	e011      	b.n	80027fa <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	08db      	lsrs	r3, r3, #3
 80027da:	001a      	movs	r2, r3
 80027dc:	2301      	movs	r3, #1
 80027de:	4013      	ands	r3, r2
 80027e0:	d00b      	beq.n	80027fa <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	08db      	lsrs	r3, r3, #3
 80027e6:	001a      	movs	r2, r3
 80027e8:	2301      	movs	r3, #1
 80027ea:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80027ec:	d005      	beq.n	80027fa <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	0011      	movs	r1, r2
 80027f4:	0018      	movs	r0, r3
 80027f6:	f000 f80b 	bl	8002810 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2240      	movs	r2, #64	; 0x40
 80027fe:	2100      	movs	r1, #0
 8002800:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	0018      	movs	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	b008      	add	sp, #32
 800280a:	bd80      	pop	{r7, pc}
 800280c:	ffff0000 	.word	0xffff0000

08002810 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002810:	b5b0      	push	{r4, r5, r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2241      	movs	r2, #65	; 0x41
 800281e:	5c9b      	ldrb	r3, [r3, r2]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	001a      	movs	r2, r3
 8002824:	2328      	movs	r3, #40	; 0x28
 8002826:	4013      	ands	r3, r2
 8002828:	2b28      	cmp	r3, #40	; 0x28
 800282a:	d000      	beq.n	800282e <I2C_ITAddrCplt+0x1e>
 800282c:	e088      	b.n	8002940 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	0c1b      	lsrs	r3, r3, #16
 8002836:	b2da      	uxtb	r2, r3
 8002838:	250f      	movs	r5, #15
 800283a:	197b      	adds	r3, r7, r5
 800283c:	2101      	movs	r1, #1
 800283e:	400a      	ands	r2, r1
 8002840:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	0c1b      	lsrs	r3, r3, #16
 800284a:	b29a      	uxth	r2, r3
 800284c:	200c      	movs	r0, #12
 800284e:	183b      	adds	r3, r7, r0
 8002850:	21fe      	movs	r1, #254	; 0xfe
 8002852:	400a      	ands	r2, r1
 8002854:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	b29a      	uxth	r2, r3
 800285e:	240a      	movs	r4, #10
 8002860:	193b      	adds	r3, r7, r4
 8002862:	0592      	lsls	r2, r2, #22
 8002864:	0d92      	lsrs	r2, r2, #22
 8002866:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	b29a      	uxth	r2, r3
 8002870:	2308      	movs	r3, #8
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	21fe      	movs	r1, #254	; 0xfe
 8002876:	400a      	ands	r2, r1
 8002878:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d148      	bne.n	8002914 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002882:	0021      	movs	r1, r4
 8002884:	187b      	adds	r3, r7, r1
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	09db      	lsrs	r3, r3, #7
 800288a:	b29a      	uxth	r2, r3
 800288c:	183b      	adds	r3, r7, r0
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	4053      	eors	r3, r2
 8002892:	b29b      	uxth	r3, r3
 8002894:	001a      	movs	r2, r3
 8002896:	2306      	movs	r3, #6
 8002898:	4013      	ands	r3, r2
 800289a:	d120      	bne.n	80028de <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800289c:	183b      	adds	r3, r7, r0
 800289e:	187a      	adds	r2, r7, r1
 80028a0:	8812      	ldrh	r2, [r2, #0]
 80028a2:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d14c      	bne.n	8002950 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2208      	movs	r2, #8
 80028c2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2240      	movs	r2, #64	; 0x40
 80028c8:	2100      	movs	r1, #0
 80028ca:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80028cc:	183b      	adds	r3, r7, r0
 80028ce:	881a      	ldrh	r2, [r3, #0]
 80028d0:	197b      	adds	r3, r7, r5
 80028d2:	7819      	ldrb	r1, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	0018      	movs	r0, r3
 80028d8:	f7ff f9e2 	bl	8001ca0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80028dc:	e038      	b.n	8002950 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80028de:	240c      	movs	r4, #12
 80028e0:	193b      	adds	r3, r7, r4
 80028e2:	2208      	movs	r2, #8
 80028e4:	18ba      	adds	r2, r7, r2
 80028e6:	8812      	ldrh	r2, [r2, #0]
 80028e8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80028ea:	2380      	movs	r3, #128	; 0x80
 80028ec:	021a      	lsls	r2, r3, #8
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	0011      	movs	r1, r2
 80028f2:	0018      	movs	r0, r3
 80028f4:	f000 fdc6 	bl	8003484 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2240      	movs	r2, #64	; 0x40
 80028fc:	2100      	movs	r1, #0
 80028fe:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002900:	193b      	adds	r3, r7, r4
 8002902:	881a      	ldrh	r2, [r3, #0]
 8002904:	230f      	movs	r3, #15
 8002906:	18fb      	adds	r3, r7, r3
 8002908:	7819      	ldrb	r1, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	0018      	movs	r0, r3
 800290e:	f7ff f9c7 	bl	8001ca0 <HAL_I2C_AddrCallback>
}
 8002912:	e01d      	b.n	8002950 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002914:	2380      	movs	r3, #128	; 0x80
 8002916:	021a      	lsls	r2, r3, #8
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	0011      	movs	r1, r2
 800291c:	0018      	movs	r0, r3
 800291e:	f000 fdb1 	bl	8003484 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2240      	movs	r2, #64	; 0x40
 8002926:	2100      	movs	r1, #0
 8002928:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800292a:	230c      	movs	r3, #12
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	881a      	ldrh	r2, [r3, #0]
 8002930:	230f      	movs	r3, #15
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	7819      	ldrb	r1, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	0018      	movs	r0, r3
 800293a:	f7ff f9b1 	bl	8001ca0 <HAL_I2C_AddrCallback>
}
 800293e:	e007      	b.n	8002950 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2208      	movs	r2, #8
 8002946:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2240      	movs	r2, #64	; 0x40
 800294c:	2100      	movs	r1, #0
 800294e:	5499      	strb	r1, [r3, r2]
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b004      	add	sp, #16
 8002956:	bdb0      	pop	{r4, r5, r7, pc}

08002958 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2242      	movs	r2, #66	; 0x42
 8002964:	2100      	movs	r1, #0
 8002966:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2241      	movs	r2, #65	; 0x41
 800296c:	5c9b      	ldrb	r3, [r3, r2]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2b21      	cmp	r3, #33	; 0x21
 8002972:	d117      	bne.n	80029a4 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2241      	movs	r2, #65	; 0x41
 8002978:	2120      	movs	r1, #32
 800297a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2211      	movs	r2, #17
 8002980:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2101      	movs	r1, #1
 800298c:	0018      	movs	r0, r3
 800298e:	f000 fd79 	bl	8003484 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2240      	movs	r2, #64	; 0x40
 8002996:	2100      	movs	r1, #0
 8002998:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f7fe f82b 	bl	80009f8 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80029a2:	e016      	b.n	80029d2 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2241      	movs	r2, #65	; 0x41
 80029a8:	2120      	movs	r1, #32
 80029aa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2212      	movs	r2, #18
 80029b0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2102      	movs	r1, #2
 80029bc:	0018      	movs	r0, r3
 80029be:	f000 fd61 	bl	8003484 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2240      	movs	r2, #64	; 0x40
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	0018      	movs	r0, r3
 80029ce:	f7ff f94f 	bl	8001c70 <HAL_I2C_MasterRxCpltCallback>
}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b002      	add	sp, #8
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2242      	movs	r2, #66	; 0x42
 80029f0:	2100      	movs	r1, #0
 80029f2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	0b9b      	lsrs	r3, r3, #14
 80029f8:	001a      	movs	r2, r3
 80029fa:	2301      	movs	r3, #1
 80029fc:	4013      	ands	r3, r2
 80029fe:	d008      	beq.n	8002a12 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4925      	ldr	r1, [pc, #148]	; (8002aa0 <I2C_ITSlaveSeqCplt+0xc4>)
 8002a0c:	400a      	ands	r2, r1
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	e00d      	b.n	8002a2e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	0bdb      	lsrs	r3, r3, #15
 8002a16:	001a      	movs	r2, r3
 8002a18:	2301      	movs	r3, #1
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d007      	beq.n	8002a2e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	491e      	ldr	r1, [pc, #120]	; (8002aa4 <I2C_ITSlaveSeqCplt+0xc8>)
 8002a2a:	400a      	ands	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2241      	movs	r2, #65	; 0x41
 8002a32:	5c9b      	ldrb	r3, [r3, r2]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b29      	cmp	r3, #41	; 0x29
 8002a38:	d114      	bne.n	8002a64 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2241      	movs	r2, #65	; 0x41
 8002a3e:	2128      	movs	r1, #40	; 0x28
 8002a40:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2221      	movs	r2, #33	; 0x21
 8002a46:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f000 fd19 	bl	8003484 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2240      	movs	r2, #64	; 0x40
 8002a56:	2100      	movs	r1, #0
 8002a58:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f7ff f90f 	bl	8001c80 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002a62:	e019      	b.n	8002a98 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2241      	movs	r2, #65	; 0x41
 8002a68:	5c9b      	ldrb	r3, [r3, r2]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b2a      	cmp	r3, #42	; 0x2a
 8002a6e:	d113      	bne.n	8002a98 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2241      	movs	r2, #65	; 0x41
 8002a74:	2128      	movs	r1, #40	; 0x28
 8002a76:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2222      	movs	r2, #34	; 0x22
 8002a7c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2102      	movs	r1, #2
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 fcfe 	bl	8003484 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2240      	movs	r2, #64	; 0x40
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	0018      	movs	r0, r3
 8002a94:	f7ff f8fc 	bl	8001c90 <HAL_I2C_SlaveRxCpltCallback>
}
 8002a98:	46c0      	nop			; (mov r8, r8)
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b004      	add	sp, #16
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	ffffbfff 	.word	0xffffbfff
 8002aa4:	ffff7fff 	.word	0xffff7fff

08002aa8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2220      	movs	r2, #32
 8002abc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2241      	movs	r2, #65	; 0x41
 8002ac2:	5c9b      	ldrb	r3, [r3, r2]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b21      	cmp	r3, #33	; 0x21
 8002ac8:	d108      	bne.n	8002adc <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2101      	movs	r1, #1
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fcd8 	bl	8003484 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2211      	movs	r2, #17
 8002ad8:	631a      	str	r2, [r3, #48]	; 0x30
 8002ada:	e00d      	b.n	8002af8 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2241      	movs	r2, #65	; 0x41
 8002ae0:	5c9b      	ldrb	r3, [r3, r2]
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b22      	cmp	r3, #34	; 0x22
 8002ae6:	d107      	bne.n	8002af8 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2102      	movs	r1, #2
 8002aec:	0018      	movs	r0, r3
 8002aee:	f000 fcc9 	bl	8003484 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2212      	movs	r2, #18
 8002af6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4950      	ldr	r1, [pc, #320]	; (8002c44 <I2C_ITMasterCplt+0x19c>)
 8002b04:	400a      	ands	r2, r1
 8002b06:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a4d      	ldr	r2, [pc, #308]	; (8002c48 <I2C_ITMasterCplt+0x1a0>)
 8002b12:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	091b      	lsrs	r3, r3, #4
 8002b18:	001a      	movs	r2, r3
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d009      	beq.n	8002b34 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2210      	movs	r2, #16
 8002b26:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2241      	movs	r2, #65	; 0x41
 8002b38:	5c9b      	ldrb	r3, [r3, r2]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b60      	cmp	r3, #96	; 0x60
 8002b3e:	d10b      	bne.n	8002b58 <I2C_ITMasterCplt+0xb0>
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	001a      	movs	r2, r3
 8002b46:	2301      	movs	r3, #1
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d005      	beq.n	8002b58 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002b56:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f000 fb1f 	bl	800319e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b64:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2241      	movs	r2, #65	; 0x41
 8002b6a:	5c9b      	ldrb	r3, [r3, r2]
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b60      	cmp	r3, #96	; 0x60
 8002b70:	d002      	beq.n	8002b78 <I2C_ITMasterCplt+0xd0>
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d007      	beq.n	8002b88 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	0011      	movs	r1, r2
 8002b80:	0018      	movs	r0, r3
 8002b82:	f000 f9e1 	bl	8002f48 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002b86:	e058      	b.n	8002c3a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2241      	movs	r2, #65	; 0x41
 8002b8c:	5c9b      	ldrb	r3, [r3, r2]
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b21      	cmp	r3, #33	; 0x21
 8002b92:	d126      	bne.n	8002be2 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2241      	movs	r2, #65	; 0x41
 8002b98:	2120      	movs	r1, #32
 8002b9a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2242      	movs	r2, #66	; 0x42
 8002ba6:	5c9b      	ldrb	r3, [r3, r2]
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b40      	cmp	r3, #64	; 0x40
 8002bac:	d10c      	bne.n	8002bc8 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2242      	movs	r2, #66	; 0x42
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f7ff f885 	bl	8001cd0 <HAL_I2C_MemTxCpltCallback>
}
 8002bc6:	e038      	b.n	8002c3a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2242      	movs	r2, #66	; 0x42
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2240      	movs	r2, #64	; 0x40
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f7fd ff0c 	bl	80009f8 <HAL_I2C_MasterTxCpltCallback>
}
 8002be0:	e02b      	b.n	8002c3a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2241      	movs	r2, #65	; 0x41
 8002be6:	5c9b      	ldrb	r3, [r3, r2]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b22      	cmp	r3, #34	; 0x22
 8002bec:	d125      	bne.n	8002c3a <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2241      	movs	r2, #65	; 0x41
 8002bf2:	2120      	movs	r1, #32
 8002bf4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2242      	movs	r2, #66	; 0x42
 8002c00:	5c9b      	ldrb	r3, [r3, r2]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b40      	cmp	r3, #64	; 0x40
 8002c06:	d10c      	bne.n	8002c22 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2242      	movs	r2, #66	; 0x42
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2240      	movs	r2, #64	; 0x40
 8002c14:	2100      	movs	r1, #0
 8002c16:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	0018      	movs	r0, r3
 8002c1c:	f7ff f860 	bl	8001ce0 <HAL_I2C_MemRxCpltCallback>
}
 8002c20:	e00b      	b.n	8002c3a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2242      	movs	r2, #66	; 0x42
 8002c26:	2100      	movs	r1, #0
 8002c28:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2240      	movs	r2, #64	; 0x40
 8002c2e:	2100      	movs	r1, #0
 8002c30:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7ff f81b 	bl	8001c70 <HAL_I2C_MasterRxCpltCallback>
}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b006      	add	sp, #24
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	fe00e800 	.word	0xfe00e800
 8002c48:	ffff0000 	.word	0xffff0000

08002c4c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002c62:	200f      	movs	r0, #15
 8002c64:	183b      	adds	r3, r7, r0
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	2141      	movs	r1, #65	; 0x41
 8002c6a:	5c52      	ldrb	r2, [r2, r1]
 8002c6c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2220      	movs	r2, #32
 8002c74:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c76:	183b      	adds	r3, r7, r0
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b21      	cmp	r3, #33	; 0x21
 8002c7c:	d003      	beq.n	8002c86 <I2C_ITSlaveCplt+0x3a>
 8002c7e:	183b      	adds	r3, r7, r0
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2b29      	cmp	r3, #41	; 0x29
 8002c84:	d109      	bne.n	8002c9a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002c86:	4a7d      	ldr	r2, [pc, #500]	; (8002e7c <I2C_ITSlaveCplt+0x230>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	0011      	movs	r1, r2
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	f000 fbf9 	bl	8003484 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2221      	movs	r2, #33	; 0x21
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30
 8002c98:	e011      	b.n	8002cbe <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c9a:	220f      	movs	r2, #15
 8002c9c:	18bb      	adds	r3, r7, r2
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b22      	cmp	r3, #34	; 0x22
 8002ca2:	d003      	beq.n	8002cac <I2C_ITSlaveCplt+0x60>
 8002ca4:	18bb      	adds	r3, r7, r2
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b2a      	cmp	r3, #42	; 0x2a
 8002caa:	d108      	bne.n	8002cbe <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002cac:	4a74      	ldr	r2, [pc, #464]	; (8002e80 <I2C_ITSlaveCplt+0x234>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	0011      	movs	r1, r2
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	f000 fbe6 	bl	8003484 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2222      	movs	r2, #34	; 0x22
 8002cbc:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2180      	movs	r1, #128	; 0x80
 8002cca:	0209      	lsls	r1, r1, #8
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	496a      	ldr	r1, [pc, #424]	; (8002e84 <I2C_ITSlaveCplt+0x238>)
 8002cdc:	400a      	ands	r2, r1
 8002cde:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f000 fa5b 	bl	800319e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	0b9b      	lsrs	r3, r3, #14
 8002cec:	001a      	movs	r2, r3
 8002cee:	2301      	movs	r3, #1
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	d013      	beq.n	8002d1c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4962      	ldr	r1, [pc, #392]	; (8002e88 <I2C_ITSlaveCplt+0x23c>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d020      	beq.n	8002d4e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d1a:	e018      	b.n	8002d4e <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	0bdb      	lsrs	r3, r3, #15
 8002d20:	001a      	movs	r2, r3
 8002d22:	2301      	movs	r3, #1
 8002d24:	4013      	ands	r3, r2
 8002d26:	d012      	beq.n	8002d4e <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4956      	ldr	r1, [pc, #344]	; (8002e8c <I2C_ITSlaveCplt+0x240>)
 8002d34:	400a      	ands	r2, r1
 8002d36:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d006      	beq.n	8002d4e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	089b      	lsrs	r3, r3, #2
 8002d52:	001a      	movs	r2, r3
 8002d54:	2301      	movs	r3, #1
 8002d56:	4013      	ands	r3, r2
 8002d58:	d020      	beq.n	8002d9c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	4393      	bics	r3, r2
 8002d60:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00c      	beq.n	8002d9c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d005      	beq.n	8002db2 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	2204      	movs	r2, #4
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2242      	movs	r2, #66	; 0x42
 8002db6:	2100      	movs	r1, #0
 8002db8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d013      	beq.n	8002df0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	0011      	movs	r1, r2
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	f000 f8b9 	bl	8002f48 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2241      	movs	r2, #65	; 0x41
 8002dda:	5c9b      	ldrb	r3, [r3, r2]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b28      	cmp	r3, #40	; 0x28
 8002de0:	d147      	bne.n	8002e72 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0011      	movs	r1, r2
 8002de8:	0018      	movs	r0, r3
 8002dea:	f000 f853 	bl	8002e94 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002dee:	e040      	b.n	8002e72 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df4:	4a26      	ldr	r2, [pc, #152]	; (8002e90 <I2C_ITSlaveCplt+0x244>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d016      	beq.n	8002e28 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f7ff fded 	bl	80029dc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a22      	ldr	r2, [pc, #136]	; (8002e90 <I2C_ITSlaveCplt+0x244>)
 8002e06:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2241      	movs	r2, #65	; 0x41
 8002e0c:	2120      	movs	r1, #32
 8002e0e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2240      	movs	r2, #64	; 0x40
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	0018      	movs	r0, r3
 8002e22:	f7fe ff4d 	bl	8001cc0 <HAL_I2C_ListenCpltCallback>
}
 8002e26:	e024      	b.n	8002e72 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2241      	movs	r2, #65	; 0x41
 8002e2c:	5c9b      	ldrb	r3, [r3, r2]
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b22      	cmp	r3, #34	; 0x22
 8002e32:	d10f      	bne.n	8002e54 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2241      	movs	r2, #65	; 0x41
 8002e38:	2120      	movs	r1, #32
 8002e3a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2240      	movs	r2, #64	; 0x40
 8002e46:	2100      	movs	r1, #0
 8002e48:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f7fe ff1f 	bl	8001c90 <HAL_I2C_SlaveRxCpltCallback>
}
 8002e52:	e00e      	b.n	8002e72 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2241      	movs	r2, #65	; 0x41
 8002e58:	2120      	movs	r1, #32
 8002e5a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2240      	movs	r2, #64	; 0x40
 8002e66:	2100      	movs	r1, #0
 8002e68:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f7fe ff07 	bl	8001c80 <HAL_I2C_SlaveTxCpltCallback>
}
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	46bd      	mov	sp, r7
 8002e76:	b006      	add	sp, #24
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	46c0      	nop			; (mov r8, r8)
 8002e7c:	00008001 	.word	0x00008001
 8002e80:	00008002 	.word	0x00008002
 8002e84:	fe00e800 	.word	0xfe00e800
 8002e88:	ffffbfff 	.word	0xffffbfff
 8002e8c:	ffff7fff 	.word	0xffff7fff
 8002e90:	ffff0000 	.word	0xffff0000

08002e94 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a27      	ldr	r2, [pc, #156]	; (8002f40 <I2C_ITListenCplt+0xac>)
 8002ea2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2241      	movs	r2, #65	; 0x41
 8002eae:	2120      	movs	r1, #32
 8002eb0:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2242      	movs	r2, #66	; 0x42
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	089b      	lsrs	r3, r3, #2
 8002ec4:	001a      	movs	r2, r3
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d022      	beq.n	8002f12 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	1c5a      	adds	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d012      	beq.n	8002f12 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f12:	4a0c      	ldr	r2, [pc, #48]	; (8002f44 <I2C_ITListenCplt+0xb0>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	0011      	movs	r1, r2
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f000 fab3 	bl	8003484 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2210      	movs	r2, #16
 8002f24:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2240      	movs	r2, #64	; 0x40
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f7fe fec5 	bl	8001cc0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b002      	add	sp, #8
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	ffff0000 	.word	0xffff0000
 8002f44:	00008003 	.word	0x00008003

08002f48 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002f52:	200f      	movs	r0, #15
 8002f54:	183b      	adds	r3, r7, r0
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	2141      	movs	r1, #65	; 0x41
 8002f5a:	5c52      	ldrb	r2, [r2, r1]
 8002f5c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2242      	movs	r2, #66	; 0x42
 8002f62:	2100      	movs	r1, #0
 8002f64:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a72      	ldr	r2, [pc, #456]	; (8003134 <I2C_ITError+0x1ec>)
 8002f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002f7e:	183b      	adds	r3, r7, r0
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	2b28      	cmp	r3, #40	; 0x28
 8002f84:	d007      	beq.n	8002f96 <I2C_ITError+0x4e>
 8002f86:	183b      	adds	r3, r7, r0
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b29      	cmp	r3, #41	; 0x29
 8002f8c:	d003      	beq.n	8002f96 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002f8e:	183b      	adds	r3, r7, r0
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b2a      	cmp	r3, #42	; 0x2a
 8002f94:	d10c      	bne.n	8002fb0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2103      	movs	r1, #3
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fa72 	bl	8003484 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2241      	movs	r2, #65	; 0x41
 8002fa4:	2128      	movs	r1, #40	; 0x28
 8002fa6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a63      	ldr	r2, [pc, #396]	; (8003138 <I2C_ITError+0x1f0>)
 8002fac:	635a      	str	r2, [r3, #52]	; 0x34
 8002fae:	e032      	b.n	8003016 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002fb0:	4a62      	ldr	r2, [pc, #392]	; (800313c <I2C_ITError+0x1f4>)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0011      	movs	r1, r2
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f000 fa64 	bl	8003484 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f000 f8ed 	bl	800319e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2241      	movs	r2, #65	; 0x41
 8002fc8:	5c9b      	ldrb	r3, [r3, r2]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2b60      	cmp	r3, #96	; 0x60
 8002fce:	d01f      	beq.n	8003010 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2241      	movs	r2, #65	; 0x41
 8002fd4:	2120      	movs	r1, #32
 8002fd6:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	d114      	bne.n	8003010 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2210      	movs	r2, #16
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b10      	cmp	r3, #16
 8002ff2:	d109      	bne.n	8003008 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003000:	2204      	movs	r2, #4
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2220      	movs	r2, #32
 800300e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003020:	2b00      	cmp	r3, #0
 8003022:	d03b      	beq.n	800309c <I2C_ITError+0x154>
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b11      	cmp	r3, #17
 8003028:	d002      	beq.n	8003030 <I2C_ITError+0xe8>
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b21      	cmp	r3, #33	; 0x21
 800302e:	d135      	bne.n	800309c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	2380      	movs	r3, #128	; 0x80
 8003038:	01db      	lsls	r3, r3, #7
 800303a:	401a      	ands	r2, r3
 800303c:	2380      	movs	r3, #128	; 0x80
 800303e:	01db      	lsls	r3, r3, #7
 8003040:	429a      	cmp	r2, r3
 8003042:	d107      	bne.n	8003054 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	493c      	ldr	r1, [pc, #240]	; (8003140 <I2C_ITError+0x1f8>)
 8003050:	400a      	ands	r2, r1
 8003052:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003058:	0018      	movs	r0, r3
 800305a:	f7fe fa0e 	bl	800147a <HAL_DMA_GetState>
 800305e:	0003      	movs	r3, r0
 8003060:	2b01      	cmp	r3, #1
 8003062:	d016      	beq.n	8003092 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003068:	4a36      	ldr	r2, [pc, #216]	; (8003144 <I2C_ITError+0x1fc>)
 800306a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2240      	movs	r2, #64	; 0x40
 8003070:	2100      	movs	r1, #0
 8003072:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003078:	0018      	movs	r0, r3
 800307a:	f7fe f917 	bl	80012ac <HAL_DMA_Abort_IT>
 800307e:	1e03      	subs	r3, r0, #0
 8003080:	d051      	beq.n	8003126 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003086:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308c:	0018      	movs	r0, r3
 800308e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003090:	e049      	b.n	8003126 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	0018      	movs	r0, r3
 8003096:	f000 f859 	bl	800314c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800309a:	e044      	b.n	8003126 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d03b      	beq.n	800311c <I2C_ITError+0x1d4>
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b12      	cmp	r3, #18
 80030a8:	d002      	beq.n	80030b0 <I2C_ITError+0x168>
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b22      	cmp	r3, #34	; 0x22
 80030ae:	d135      	bne.n	800311c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	2380      	movs	r3, #128	; 0x80
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	401a      	ands	r2, r3
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	021b      	lsls	r3, r3, #8
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d107      	bne.n	80030d4 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	491e      	ldr	r1, [pc, #120]	; (8003148 <I2C_ITError+0x200>)
 80030d0:	400a      	ands	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d8:	0018      	movs	r0, r3
 80030da:	f7fe f9ce 	bl	800147a <HAL_DMA_GetState>
 80030de:	0003      	movs	r3, r0
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d016      	beq.n	8003112 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e8:	4a16      	ldr	r2, [pc, #88]	; (8003144 <I2C_ITError+0x1fc>)
 80030ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2240      	movs	r2, #64	; 0x40
 80030f0:	2100      	movs	r1, #0
 80030f2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	0018      	movs	r0, r3
 80030fa:	f7fe f8d7 	bl	80012ac <HAL_DMA_Abort_IT>
 80030fe:	1e03      	subs	r3, r0, #0
 8003100:	d013      	beq.n	800312a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003106:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800310c:	0018      	movs	r0, r3
 800310e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003110:	e00b      	b.n	800312a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	0018      	movs	r0, r3
 8003116:	f000 f819 	bl	800314c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800311a:	e006      	b.n	800312a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	0018      	movs	r0, r3
 8003120:	f000 f814 	bl	800314c <I2C_TreatErrorCallback>
  }
}
 8003124:	e002      	b.n	800312c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	e000      	b.n	800312c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800312a:	46c0      	nop			; (mov r8, r8)
}
 800312c:	46c0      	nop			; (mov r8, r8)
 800312e:	46bd      	mov	sp, r7
 8003130:	b004      	add	sp, #16
 8003132:	bd80      	pop	{r7, pc}
 8003134:	ffff0000 	.word	0xffff0000
 8003138:	08001f85 	.word	0x08001f85
 800313c:	00008003 	.word	0x00008003
 8003140:	ffffbfff 	.word	0xffffbfff
 8003144:	080032b7 	.word	0x080032b7
 8003148:	ffff7fff 	.word	0xffff7fff

0800314c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2241      	movs	r2, #65	; 0x41
 8003158:	5c9b      	ldrb	r3, [r3, r2]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b60      	cmp	r3, #96	; 0x60
 800315e:	d10f      	bne.n	8003180 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2241      	movs	r2, #65	; 0x41
 8003164:	2120      	movs	r1, #32
 8003166:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2240      	movs	r2, #64	; 0x40
 8003172:	2100      	movs	r1, #0
 8003174:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	0018      	movs	r0, r3
 800317a:	f7fe fdb9 	bl	8001cf0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800317e:	e00a      	b.n	8003196 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2240      	movs	r2, #64	; 0x40
 800318a:	2100      	movs	r1, #0
 800318c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	0018      	movs	r0, r3
 8003192:	f7fd fc3f 	bl	8000a14 <HAL_I2C_ErrorCallback>
}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	b002      	add	sp, #8
 800319c:	bd80      	pop	{r7, pc}

0800319e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	2202      	movs	r2, #2
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d103      	bne.n	80031bc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2200      	movs	r2, #0
 80031ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	2201      	movs	r2, #1
 80031c4:	4013      	ands	r3, r2
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d007      	beq.n	80031da <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2101      	movs	r1, #1
 80031d6:	430a      	orrs	r2, r1
 80031d8:	619a      	str	r2, [r3, #24]
  }
}
 80031da:	46c0      	nop			; (mov r8, r8)
 80031dc:	46bd      	mov	sp, r7
 80031de:	b002      	add	sp, #8
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4920      	ldr	r1, [pc, #128]	; (8003280 <I2C_DMAMasterTransmitCplt+0x9c>)
 80031fe:	400a      	ands	r2, r1
 8003200:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	d105      	bne.n	8003218 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2120      	movs	r1, #32
 8003210:	0018      	movs	r0, r3
 8003212:	f000 f8a9 	bl	8003368 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8003216:	e02e      	b.n	8003276 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8003220:	189a      	adds	r2, r3, r2
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322a:	b29b      	uxth	r3, r3
 800322c:	2bff      	cmp	r3, #255	; 0xff
 800322e:	d903      	bls.n	8003238 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	22ff      	movs	r2, #255	; 0xff
 8003234:	851a      	strh	r2, [r3, #40]	; 0x28
 8003236:	e004      	b.n	8003242 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	0019      	movs	r1, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3328      	adds	r3, #40	; 0x28
 8003252:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8003258:	f7fd ff8a 	bl	8001170 <HAL_DMA_Start_IT>
 800325c:	1e03      	subs	r3, r0, #0
 800325e:	d005      	beq.n	800326c <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2110      	movs	r1, #16
 8003264:	0018      	movs	r0, r3
 8003266:	f7ff fe6f 	bl	8002f48 <I2C_ITError>
}
 800326a:	e004      	b.n	8003276 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2140      	movs	r1, #64	; 0x40
 8003270:	0018      	movs	r0, r3
 8003272:	f000 f879 	bl	8003368 <I2C_Enable_IRQ>
}
 8003276:	46c0      	nop			; (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b004      	add	sp, #16
 800327c:	bd80      	pop	{r7, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	ffffbfff 	.word	0xffffbfff

08003284 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2180      	movs	r1, #128	; 0x80
 800329e:	0209      	lsls	r1, r1, #8
 80032a0:	430a      	orrs	r2, r1
 80032a2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2110      	movs	r1, #16
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff fe4d 	bl	8002f48 <I2C_ITError>
}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d0:	2200      	movs	r2, #0
 80032d2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	2200      	movs	r2, #0
 80032e2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7ff ff30 	bl	800314c <I2C_TreatErrorCallback>
}
 80032ec:	46c0      	nop			; (mov r8, r8)
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b004      	add	sp, #16
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80032f4:	b590      	push	{r4, r7, lr}
 80032f6:	b087      	sub	sp, #28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	0008      	movs	r0, r1
 80032fe:	0011      	movs	r1, r2
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	240a      	movs	r4, #10
 8003304:	193b      	adds	r3, r7, r4
 8003306:	1c02      	adds	r2, r0, #0
 8003308:	801a      	strh	r2, [r3, #0]
 800330a:	2009      	movs	r0, #9
 800330c:	183b      	adds	r3, r7, r0
 800330e:	1c0a      	adds	r2, r1, #0
 8003310:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003312:	193b      	adds	r3, r7, r4
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	059b      	lsls	r3, r3, #22
 8003318:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800331a:	183b      	adds	r3, r7, r0
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	0419      	lsls	r1, r3, #16
 8003320:	23ff      	movs	r3, #255	; 0xff
 8003322:	041b      	lsls	r3, r3, #16
 8003324:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003326:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800332c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800332e:	4313      	orrs	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	085b      	lsrs	r3, r3, #1
 8003334:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800333e:	0d51      	lsrs	r1, r2, #21
 8003340:	2280      	movs	r2, #128	; 0x80
 8003342:	00d2      	lsls	r2, r2, #3
 8003344:	400a      	ands	r2, r1
 8003346:	4907      	ldr	r1, [pc, #28]	; (8003364 <I2C_TransferConfig+0x70>)
 8003348:	430a      	orrs	r2, r1
 800334a:	43d2      	mvns	r2, r2
 800334c:	401a      	ands	r2, r3
 800334e:	0011      	movs	r1, r2
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	46bd      	mov	sp, r7
 800335e:	b007      	add	sp, #28
 8003360:	bd90      	pop	{r4, r7, pc}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	03ff63ff 	.word	0x03ff63ff

08003368 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	000a      	movs	r2, r1
 8003372:	1cbb      	adds	r3, r7, #2
 8003374:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003376:	2300      	movs	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800337e:	4b3e      	ldr	r3, [pc, #248]	; (8003478 <I2C_Enable_IRQ+0x110>)
 8003380:	429a      	cmp	r2, r3
 8003382:	d035      	beq.n	80033f0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003388:	4b3c      	ldr	r3, [pc, #240]	; (800347c <I2C_Enable_IRQ+0x114>)
 800338a:	429a      	cmp	r2, r3
 800338c:	d030      	beq.n	80033f0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003392:	4b3b      	ldr	r3, [pc, #236]	; (8003480 <I2C_Enable_IRQ+0x118>)
 8003394:	429a      	cmp	r2, r3
 8003396:	d02b      	beq.n	80033f0 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003398:	1cbb      	adds	r3, r7, #2
 800339a:	2200      	movs	r2, #0
 800339c:	5e9b      	ldrsh	r3, [r3, r2]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	da03      	bge.n	80033aa <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	22b8      	movs	r2, #184	; 0xb8
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80033aa:	1cbb      	adds	r3, r7, #2
 80033ac:	881b      	ldrh	r3, [r3, #0]
 80033ae:	2201      	movs	r2, #1
 80033b0:	4013      	ands	r3, r2
 80033b2:	d003      	beq.n	80033bc <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	22f2      	movs	r2, #242	; 0xf2
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80033bc:	1cbb      	adds	r3, r7, #2
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	2202      	movs	r2, #2
 80033c2:	4013      	ands	r3, r2
 80033c4:	d003      	beq.n	80033ce <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	22f4      	movs	r2, #244	; 0xf4
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80033ce:	1cbb      	adds	r3, r7, #2
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d103      	bne.n	80033de <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2290      	movs	r2, #144	; 0x90
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80033de:	1cbb      	adds	r3, r7, #2
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	2b20      	cmp	r3, #32
 80033e4:	d13c      	bne.n	8003460 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2220      	movs	r2, #32
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80033ee:	e037      	b.n	8003460 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80033f0:	1cbb      	adds	r3, r7, #2
 80033f2:	2200      	movs	r2, #0
 80033f4:	5e9b      	ldrsh	r3, [r3, r2]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	da03      	bge.n	8003402 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	22b8      	movs	r2, #184	; 0xb8
 80033fe:	4313      	orrs	r3, r2
 8003400:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003402:	1cbb      	adds	r3, r7, #2
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	2201      	movs	r2, #1
 8003408:	4013      	ands	r3, r2
 800340a:	d003      	beq.n	8003414 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	22f2      	movs	r2, #242	; 0xf2
 8003410:	4313      	orrs	r3, r2
 8003412:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003414:	1cbb      	adds	r3, r7, #2
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	2202      	movs	r2, #2
 800341a:	4013      	ands	r3, r2
 800341c:	d003      	beq.n	8003426 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	22f4      	movs	r2, #244	; 0xf4
 8003422:	4313      	orrs	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003426:	1cbb      	adds	r3, r7, #2
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	2b10      	cmp	r3, #16
 800342c:	d103      	bne.n	8003436 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2290      	movs	r2, #144	; 0x90
 8003432:	4313      	orrs	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003436:	1cbb      	adds	r3, r7, #2
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	2b20      	cmp	r3, #32
 800343c:	d103      	bne.n	8003446 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2260      	movs	r2, #96	; 0x60
 8003442:	4313      	orrs	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800344a:	4b0d      	ldr	r3, [pc, #52]	; (8003480 <I2C_Enable_IRQ+0x118>)
 800344c:	429a      	cmp	r2, r3
 800344e:	d007      	beq.n	8003460 <I2C_Enable_IRQ+0xf8>
 8003450:	1cbb      	adds	r3, r7, #2
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	2b40      	cmp	r3, #64	; 0x40
 8003456:	d103      	bne.n	8003460 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2240      	movs	r2, #64	; 0x40
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6819      	ldr	r1, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	430a      	orrs	r2, r1
 800346e:	601a      	str	r2, [r3, #0]
}
 8003470:	46c0      	nop			; (mov r8, r8)
 8003472:	46bd      	mov	sp, r7
 8003474:	b004      	add	sp, #16
 8003476:	bd80      	pop	{r7, pc}
 8003478:	080021ad 	.word	0x080021ad
 800347c:	08002625 	.word	0x08002625
 8003480:	080023c5 	.word	0x080023c5

08003484 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	000a      	movs	r2, r1
 800348e:	1cbb      	adds	r3, r7, #2
 8003490:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003492:	2300      	movs	r3, #0
 8003494:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003496:	1cbb      	adds	r3, r7, #2
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	2201      	movs	r2, #1
 800349c:	4013      	ands	r3, r2
 800349e:	d010      	beq.n	80034c2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2242      	movs	r2, #66	; 0x42
 80034a4:	4313      	orrs	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2241      	movs	r2, #65	; 0x41
 80034ac:	5c9b      	ldrb	r3, [r3, r2]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	001a      	movs	r2, r3
 80034b2:	2328      	movs	r3, #40	; 0x28
 80034b4:	4013      	ands	r3, r2
 80034b6:	2b28      	cmp	r3, #40	; 0x28
 80034b8:	d003      	beq.n	80034c2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	22b0      	movs	r2, #176	; 0xb0
 80034be:	4313      	orrs	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80034c2:	1cbb      	adds	r3, r7, #2
 80034c4:	881b      	ldrh	r3, [r3, #0]
 80034c6:	2202      	movs	r2, #2
 80034c8:	4013      	ands	r3, r2
 80034ca:	d010      	beq.n	80034ee <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2244      	movs	r2, #68	; 0x44
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2241      	movs	r2, #65	; 0x41
 80034d8:	5c9b      	ldrb	r3, [r3, r2]
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	001a      	movs	r2, r3
 80034de:	2328      	movs	r3, #40	; 0x28
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b28      	cmp	r3, #40	; 0x28
 80034e4:	d003      	beq.n	80034ee <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	22b0      	movs	r2, #176	; 0xb0
 80034ea:	4313      	orrs	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80034ee:	1cbb      	adds	r3, r7, #2
 80034f0:	2200      	movs	r2, #0
 80034f2:	5e9b      	ldrsh	r3, [r3, r2]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	da03      	bge.n	8003500 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	22b8      	movs	r2, #184	; 0xb8
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003500:	1cbb      	adds	r3, r7, #2
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	2b10      	cmp	r3, #16
 8003506:	d103      	bne.n	8003510 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2290      	movs	r2, #144	; 0x90
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003510:	1cbb      	adds	r3, r7, #2
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	2b20      	cmp	r3, #32
 8003516:	d103      	bne.n	8003520 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2220      	movs	r2, #32
 800351c:	4313      	orrs	r3, r2
 800351e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003520:	1cbb      	adds	r3, r7, #2
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	2b40      	cmp	r3, #64	; 0x40
 8003526:	d103      	bne.n	8003530 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2240      	movs	r2, #64	; 0x40
 800352c:	4313      	orrs	r3, r2
 800352e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	43d9      	mvns	r1, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	400a      	ands	r2, r1
 8003540:	601a      	str	r2, [r3, #0]
}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	46bd      	mov	sp, r7
 8003546:	b004      	add	sp, #16
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2241      	movs	r2, #65	; 0x41
 800355a:	5c9b      	ldrb	r3, [r3, r2]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	d138      	bne.n	80035d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2240      	movs	r2, #64	; 0x40
 8003566:	5c9b      	ldrb	r3, [r3, r2]
 8003568:	2b01      	cmp	r3, #1
 800356a:	d101      	bne.n	8003570 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800356c:	2302      	movs	r3, #2
 800356e:	e032      	b.n	80035d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2240      	movs	r2, #64	; 0x40
 8003574:	2101      	movs	r1, #1
 8003576:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2241      	movs	r2, #65	; 0x41
 800357c:	2124      	movs	r1, #36	; 0x24
 800357e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2101      	movs	r1, #1
 800358c:	438a      	bics	r2, r1
 800358e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4911      	ldr	r1, [pc, #68]	; (80035e0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800359c:	400a      	ands	r2, r1
 800359e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6819      	ldr	r1, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2101      	movs	r1, #1
 80035bc:	430a      	orrs	r2, r1
 80035be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2241      	movs	r2, #65	; 0x41
 80035c4:	2120      	movs	r1, #32
 80035c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2240      	movs	r2, #64	; 0x40
 80035cc:	2100      	movs	r1, #0
 80035ce:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	e000      	b.n	80035d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80035d4:	2302      	movs	r3, #2
  }
}
 80035d6:	0018      	movs	r0, r3
 80035d8:	46bd      	mov	sp, r7
 80035da:	b002      	add	sp, #8
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	ffffefff 	.word	0xffffefff

080035e4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2241      	movs	r2, #65	; 0x41
 80035f2:	5c9b      	ldrb	r3, [r3, r2]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b20      	cmp	r3, #32
 80035f8:	d139      	bne.n	800366e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2240      	movs	r2, #64	; 0x40
 80035fe:	5c9b      	ldrb	r3, [r3, r2]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d101      	bne.n	8003608 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003604:	2302      	movs	r3, #2
 8003606:	e033      	b.n	8003670 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2240      	movs	r2, #64	; 0x40
 800360c:	2101      	movs	r1, #1
 800360e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2241      	movs	r2, #65	; 0x41
 8003614:	2124      	movs	r1, #36	; 0x24
 8003616:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2101      	movs	r1, #1
 8003624:	438a      	bics	r2, r1
 8003626:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4a11      	ldr	r2, [pc, #68]	; (8003678 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003634:	4013      	ands	r3, r2
 8003636:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	021b      	lsls	r3, r3, #8
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	4313      	orrs	r3, r2
 8003640:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2101      	movs	r1, #1
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2241      	movs	r2, #65	; 0x41
 800365e:	2120      	movs	r1, #32
 8003660:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2240      	movs	r2, #64	; 0x40
 8003666:	2100      	movs	r1, #0
 8003668:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	e000      	b.n	8003670 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800366e:	2302      	movs	r3, #2
  }
}
 8003670:	0018      	movs	r0, r3
 8003672:	46bd      	mov	sp, r7
 8003674:	b004      	add	sp, #16
 8003676:	bd80      	pop	{r7, pc}
 8003678:	fffff0ff 	.word	0xfffff0ff

0800367c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e301      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2201      	movs	r2, #1
 8003694:	4013      	ands	r3, r2
 8003696:	d100      	bne.n	800369a <HAL_RCC_OscConfig+0x1e>
 8003698:	e08d      	b.n	80037b6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800369a:	4bc3      	ldr	r3, [pc, #780]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	220c      	movs	r2, #12
 80036a0:	4013      	ands	r3, r2
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d00e      	beq.n	80036c4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036a6:	4bc0      	ldr	r3, [pc, #768]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	220c      	movs	r2, #12
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d116      	bne.n	80036e0 <HAL_RCC_OscConfig+0x64>
 80036b2:	4bbd      	ldr	r3, [pc, #756]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	025b      	lsls	r3, r3, #9
 80036ba:	401a      	ands	r2, r3
 80036bc:	2380      	movs	r3, #128	; 0x80
 80036be:	025b      	lsls	r3, r3, #9
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d10d      	bne.n	80036e0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c4:	4bb8      	ldr	r3, [pc, #736]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	2380      	movs	r3, #128	; 0x80
 80036ca:	029b      	lsls	r3, r3, #10
 80036cc:	4013      	ands	r3, r2
 80036ce:	d100      	bne.n	80036d2 <HAL_RCC_OscConfig+0x56>
 80036d0:	e070      	b.n	80037b4 <HAL_RCC_OscConfig+0x138>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d000      	beq.n	80036dc <HAL_RCC_OscConfig+0x60>
 80036da:	e06b      	b.n	80037b4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e2d8      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d107      	bne.n	80036f8 <HAL_RCC_OscConfig+0x7c>
 80036e8:	4baf      	ldr	r3, [pc, #700]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	4bae      	ldr	r3, [pc, #696]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80036ee:	2180      	movs	r1, #128	; 0x80
 80036f0:	0249      	lsls	r1, r1, #9
 80036f2:	430a      	orrs	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	e02f      	b.n	8003758 <HAL_RCC_OscConfig+0xdc>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10c      	bne.n	800371a <HAL_RCC_OscConfig+0x9e>
 8003700:	4ba9      	ldr	r3, [pc, #676]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4ba8      	ldr	r3, [pc, #672]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003706:	49a9      	ldr	r1, [pc, #676]	; (80039ac <HAL_RCC_OscConfig+0x330>)
 8003708:	400a      	ands	r2, r1
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	4ba6      	ldr	r3, [pc, #664]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4ba5      	ldr	r3, [pc, #660]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003712:	49a7      	ldr	r1, [pc, #668]	; (80039b0 <HAL_RCC_OscConfig+0x334>)
 8003714:	400a      	ands	r2, r1
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	e01e      	b.n	8003758 <HAL_RCC_OscConfig+0xdc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b05      	cmp	r3, #5
 8003720:	d10e      	bne.n	8003740 <HAL_RCC_OscConfig+0xc4>
 8003722:	4ba1      	ldr	r3, [pc, #644]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	4ba0      	ldr	r3, [pc, #640]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003728:	2180      	movs	r1, #128	; 0x80
 800372a:	02c9      	lsls	r1, r1, #11
 800372c:	430a      	orrs	r2, r1
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	4b9d      	ldr	r3, [pc, #628]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b9c      	ldr	r3, [pc, #624]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003736:	2180      	movs	r1, #128	; 0x80
 8003738:	0249      	lsls	r1, r1, #9
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	e00b      	b.n	8003758 <HAL_RCC_OscConfig+0xdc>
 8003740:	4b99      	ldr	r3, [pc, #612]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	4b98      	ldr	r3, [pc, #608]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003746:	4999      	ldr	r1, [pc, #612]	; (80039ac <HAL_RCC_OscConfig+0x330>)
 8003748:	400a      	ands	r2, r1
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	4b96      	ldr	r3, [pc, #600]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	4b95      	ldr	r3, [pc, #596]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003752:	4997      	ldr	r1, [pc, #604]	; (80039b0 <HAL_RCC_OscConfig+0x334>)
 8003754:	400a      	ands	r2, r1
 8003756:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d014      	beq.n	800378a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fd fbb2 	bl	8000ec8 <HAL_GetTick>
 8003764:	0003      	movs	r3, r0
 8003766:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800376a:	f7fd fbad 	bl	8000ec8 <HAL_GetTick>
 800376e:	0002      	movs	r2, r0
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b64      	cmp	r3, #100	; 0x64
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e28a      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377c:	4b8a      	ldr	r3, [pc, #552]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	2380      	movs	r3, #128	; 0x80
 8003782:	029b      	lsls	r3, r3, #10
 8003784:	4013      	ands	r3, r2
 8003786:	d0f0      	beq.n	800376a <HAL_RCC_OscConfig+0xee>
 8003788:	e015      	b.n	80037b6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378a:	f7fd fb9d 	bl	8000ec8 <HAL_GetTick>
 800378e:	0003      	movs	r3, r0
 8003790:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003794:	f7fd fb98 	bl	8000ec8 <HAL_GetTick>
 8003798:	0002      	movs	r2, r0
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b64      	cmp	r3, #100	; 0x64
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e275      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037a6:	4b80      	ldr	r3, [pc, #512]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	029b      	lsls	r3, r3, #10
 80037ae:	4013      	ands	r3, r2
 80037b0:	d1f0      	bne.n	8003794 <HAL_RCC_OscConfig+0x118>
 80037b2:	e000      	b.n	80037b6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2202      	movs	r2, #2
 80037bc:	4013      	ands	r3, r2
 80037be:	d100      	bne.n	80037c2 <HAL_RCC_OscConfig+0x146>
 80037c0:	e069      	b.n	8003896 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80037c2:	4b79      	ldr	r3, [pc, #484]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	220c      	movs	r2, #12
 80037c8:	4013      	ands	r3, r2
 80037ca:	d00b      	beq.n	80037e4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80037cc:	4b76      	ldr	r3, [pc, #472]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	220c      	movs	r2, #12
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d11c      	bne.n	8003812 <HAL_RCC_OscConfig+0x196>
 80037d8:	4b73      	ldr	r3, [pc, #460]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	2380      	movs	r3, #128	; 0x80
 80037de:	025b      	lsls	r3, r3, #9
 80037e0:	4013      	ands	r3, r2
 80037e2:	d116      	bne.n	8003812 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037e4:	4b70      	ldr	r3, [pc, #448]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2202      	movs	r2, #2
 80037ea:	4013      	ands	r3, r2
 80037ec:	d005      	beq.n	80037fa <HAL_RCC_OscConfig+0x17e>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d001      	beq.n	80037fa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e24b      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037fa:	4b6b      	ldr	r3, [pc, #428]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	22f8      	movs	r2, #248	; 0xf8
 8003800:	4393      	bics	r3, r2
 8003802:	0019      	movs	r1, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	00da      	lsls	r2, r3, #3
 800380a:	4b67      	ldr	r3, [pc, #412]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800380c:	430a      	orrs	r2, r1
 800380e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003810:	e041      	b.n	8003896 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d024      	beq.n	8003864 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800381a:	4b63      	ldr	r3, [pc, #396]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	4b62      	ldr	r3, [pc, #392]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003820:	2101      	movs	r1, #1
 8003822:	430a      	orrs	r2, r1
 8003824:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fd fb4f 	bl	8000ec8 <HAL_GetTick>
 800382a:	0003      	movs	r3, r0
 800382c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003830:	f7fd fb4a 	bl	8000ec8 <HAL_GetTick>
 8003834:	0002      	movs	r2, r0
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e227      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003842:	4b59      	ldr	r3, [pc, #356]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2202      	movs	r2, #2
 8003848:	4013      	ands	r3, r2
 800384a:	d0f1      	beq.n	8003830 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800384c:	4b56      	ldr	r3, [pc, #344]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	22f8      	movs	r2, #248	; 0xf8
 8003852:	4393      	bics	r3, r2
 8003854:	0019      	movs	r1, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	00da      	lsls	r2, r3, #3
 800385c:	4b52      	ldr	r3, [pc, #328]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800385e:	430a      	orrs	r2, r1
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	e018      	b.n	8003896 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003864:	4b50      	ldr	r3, [pc, #320]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	4b4f      	ldr	r3, [pc, #316]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800386a:	2101      	movs	r1, #1
 800386c:	438a      	bics	r2, r1
 800386e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fd fb2a 	bl	8000ec8 <HAL_GetTick>
 8003874:	0003      	movs	r3, r0
 8003876:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003878:	e008      	b.n	800388c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800387a:	f7fd fb25 	bl	8000ec8 <HAL_GetTick>
 800387e:	0002      	movs	r2, r0
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d901      	bls.n	800388c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e202      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800388c:	4b46      	ldr	r3, [pc, #280]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2202      	movs	r2, #2
 8003892:	4013      	ands	r3, r2
 8003894:	d1f1      	bne.n	800387a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2208      	movs	r2, #8
 800389c:	4013      	ands	r3, r2
 800389e:	d036      	beq.n	800390e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d019      	beq.n	80038dc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a8:	4b3f      	ldr	r3, [pc, #252]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80038aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038ac:	4b3e      	ldr	r3, [pc, #248]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80038ae:	2101      	movs	r1, #1
 80038b0:	430a      	orrs	r2, r1
 80038b2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038b4:	f7fd fb08 	bl	8000ec8 <HAL_GetTick>
 80038b8:	0003      	movs	r3, r0
 80038ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038bc:	e008      	b.n	80038d0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038be:	f7fd fb03 	bl	8000ec8 <HAL_GetTick>
 80038c2:	0002      	movs	r2, r0
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e1e0      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d0:	4b35      	ldr	r3, [pc, #212]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	2202      	movs	r2, #2
 80038d6:	4013      	ands	r3, r2
 80038d8:	d0f1      	beq.n	80038be <HAL_RCC_OscConfig+0x242>
 80038da:	e018      	b.n	800390e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038dc:	4b32      	ldr	r3, [pc, #200]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80038de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038e0:	4b31      	ldr	r3, [pc, #196]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80038e2:	2101      	movs	r1, #1
 80038e4:	438a      	bics	r2, r1
 80038e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e8:	f7fd faee 	bl	8000ec8 <HAL_GetTick>
 80038ec:	0003      	movs	r3, r0
 80038ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038f2:	f7fd fae9 	bl	8000ec8 <HAL_GetTick>
 80038f6:	0002      	movs	r2, r0
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e1c6      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003904:	4b28      	ldr	r3, [pc, #160]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	2202      	movs	r2, #2
 800390a:	4013      	ands	r3, r2
 800390c:	d1f1      	bne.n	80038f2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2204      	movs	r2, #4
 8003914:	4013      	ands	r3, r2
 8003916:	d100      	bne.n	800391a <HAL_RCC_OscConfig+0x29e>
 8003918:	e0b4      	b.n	8003a84 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800391a:	201f      	movs	r0, #31
 800391c:	183b      	adds	r3, r7, r0
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003922:	4b21      	ldr	r3, [pc, #132]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003924:	69da      	ldr	r2, [r3, #28]
 8003926:	2380      	movs	r3, #128	; 0x80
 8003928:	055b      	lsls	r3, r3, #21
 800392a:	4013      	ands	r3, r2
 800392c:	d110      	bne.n	8003950 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392e:	4b1e      	ldr	r3, [pc, #120]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003930:	69da      	ldr	r2, [r3, #28]
 8003932:	4b1d      	ldr	r3, [pc, #116]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 8003934:	2180      	movs	r1, #128	; 0x80
 8003936:	0549      	lsls	r1, r1, #21
 8003938:	430a      	orrs	r2, r1
 800393a:	61da      	str	r2, [r3, #28]
 800393c:	4b1a      	ldr	r3, [pc, #104]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800393e:	69da      	ldr	r2, [r3, #28]
 8003940:	2380      	movs	r3, #128	; 0x80
 8003942:	055b      	lsls	r3, r3, #21
 8003944:	4013      	ands	r3, r2
 8003946:	60fb      	str	r3, [r7, #12]
 8003948:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800394a:	183b      	adds	r3, r7, r0
 800394c:	2201      	movs	r2, #1
 800394e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003950:	4b18      	ldr	r3, [pc, #96]	; (80039b4 <HAL_RCC_OscConfig+0x338>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	2380      	movs	r3, #128	; 0x80
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4013      	ands	r3, r2
 800395a:	d11a      	bne.n	8003992 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800395c:	4b15      	ldr	r3, [pc, #84]	; (80039b4 <HAL_RCC_OscConfig+0x338>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	4b14      	ldr	r3, [pc, #80]	; (80039b4 <HAL_RCC_OscConfig+0x338>)
 8003962:	2180      	movs	r1, #128	; 0x80
 8003964:	0049      	lsls	r1, r1, #1
 8003966:	430a      	orrs	r2, r1
 8003968:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800396a:	f7fd faad 	bl	8000ec8 <HAL_GetTick>
 800396e:	0003      	movs	r3, r0
 8003970:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003974:	f7fd faa8 	bl	8000ec8 <HAL_GetTick>
 8003978:	0002      	movs	r2, r0
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b64      	cmp	r3, #100	; 0x64
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e185      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003986:	4b0b      	ldr	r3, [pc, #44]	; (80039b4 <HAL_RCC_OscConfig+0x338>)
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	2380      	movs	r3, #128	; 0x80
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4013      	ands	r3, r2
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d10e      	bne.n	80039b8 <HAL_RCC_OscConfig+0x33c>
 800399a:	4b03      	ldr	r3, [pc, #12]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 800399c:	6a1a      	ldr	r2, [r3, #32]
 800399e:	4b02      	ldr	r3, [pc, #8]	; (80039a8 <HAL_RCC_OscConfig+0x32c>)
 80039a0:	2101      	movs	r1, #1
 80039a2:	430a      	orrs	r2, r1
 80039a4:	621a      	str	r2, [r3, #32]
 80039a6:	e035      	b.n	8003a14 <HAL_RCC_OscConfig+0x398>
 80039a8:	40021000 	.word	0x40021000
 80039ac:	fffeffff 	.word	0xfffeffff
 80039b0:	fffbffff 	.word	0xfffbffff
 80039b4:	40007000 	.word	0x40007000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10c      	bne.n	80039da <HAL_RCC_OscConfig+0x35e>
 80039c0:	4bb6      	ldr	r3, [pc, #728]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039c2:	6a1a      	ldr	r2, [r3, #32]
 80039c4:	4bb5      	ldr	r3, [pc, #724]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039c6:	2101      	movs	r1, #1
 80039c8:	438a      	bics	r2, r1
 80039ca:	621a      	str	r2, [r3, #32]
 80039cc:	4bb3      	ldr	r3, [pc, #716]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039ce:	6a1a      	ldr	r2, [r3, #32]
 80039d0:	4bb2      	ldr	r3, [pc, #712]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039d2:	2104      	movs	r1, #4
 80039d4:	438a      	bics	r2, r1
 80039d6:	621a      	str	r2, [r3, #32]
 80039d8:	e01c      	b.n	8003a14 <HAL_RCC_OscConfig+0x398>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2b05      	cmp	r3, #5
 80039e0:	d10c      	bne.n	80039fc <HAL_RCC_OscConfig+0x380>
 80039e2:	4bae      	ldr	r3, [pc, #696]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039e4:	6a1a      	ldr	r2, [r3, #32]
 80039e6:	4bad      	ldr	r3, [pc, #692]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039e8:	2104      	movs	r1, #4
 80039ea:	430a      	orrs	r2, r1
 80039ec:	621a      	str	r2, [r3, #32]
 80039ee:	4bab      	ldr	r3, [pc, #684]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039f0:	6a1a      	ldr	r2, [r3, #32]
 80039f2:	4baa      	ldr	r3, [pc, #680]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039f4:	2101      	movs	r1, #1
 80039f6:	430a      	orrs	r2, r1
 80039f8:	621a      	str	r2, [r3, #32]
 80039fa:	e00b      	b.n	8003a14 <HAL_RCC_OscConfig+0x398>
 80039fc:	4ba7      	ldr	r3, [pc, #668]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 80039fe:	6a1a      	ldr	r2, [r3, #32]
 8003a00:	4ba6      	ldr	r3, [pc, #664]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a02:	2101      	movs	r1, #1
 8003a04:	438a      	bics	r2, r1
 8003a06:	621a      	str	r2, [r3, #32]
 8003a08:	4ba4      	ldr	r3, [pc, #656]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a0a:	6a1a      	ldr	r2, [r3, #32]
 8003a0c:	4ba3      	ldr	r3, [pc, #652]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a0e:	2104      	movs	r1, #4
 8003a10:	438a      	bics	r2, r1
 8003a12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d014      	beq.n	8003a46 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1c:	f7fd fa54 	bl	8000ec8 <HAL_GetTick>
 8003a20:	0003      	movs	r3, r0
 8003a22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a24:	e009      	b.n	8003a3a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f7fd fa4f 	bl	8000ec8 <HAL_GetTick>
 8003a2a:	0002      	movs	r2, r0
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	4a9b      	ldr	r2, [pc, #620]	; (8003ca0 <HAL_RCC_OscConfig+0x624>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e12b      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3a:	4b98      	ldr	r3, [pc, #608]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	4013      	ands	r3, r2
 8003a42:	d0f0      	beq.n	8003a26 <HAL_RCC_OscConfig+0x3aa>
 8003a44:	e013      	b.n	8003a6e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a46:	f7fd fa3f 	bl	8000ec8 <HAL_GetTick>
 8003a4a:	0003      	movs	r3, r0
 8003a4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a4e:	e009      	b.n	8003a64 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a50:	f7fd fa3a 	bl	8000ec8 <HAL_GetTick>
 8003a54:	0002      	movs	r2, r0
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	4a91      	ldr	r2, [pc, #580]	; (8003ca0 <HAL_RCC_OscConfig+0x624>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e116      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a64:	4b8d      	ldr	r3, [pc, #564]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a6e:	231f      	movs	r3, #31
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d105      	bne.n	8003a84 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a78:	4b88      	ldr	r3, [pc, #544]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a7a:	69da      	ldr	r2, [r3, #28]
 8003a7c:	4b87      	ldr	r3, [pc, #540]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a7e:	4989      	ldr	r1, [pc, #548]	; (8003ca4 <HAL_RCC_OscConfig+0x628>)
 8003a80:	400a      	ands	r2, r1
 8003a82:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2210      	movs	r2, #16
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d063      	beq.n	8003b56 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d12a      	bne.n	8003aec <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003a96:	4b81      	ldr	r3, [pc, #516]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a9a:	4b80      	ldr	r3, [pc, #512]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003a9c:	2104      	movs	r1, #4
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003aa2:	4b7e      	ldr	r3, [pc, #504]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003aa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aa6:	4b7d      	ldr	r3, [pc, #500]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aae:	f7fd fa0b 	bl	8000ec8 <HAL_GetTick>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ab8:	f7fd fa06 	bl	8000ec8 <HAL_GetTick>
 8003abc:	0002      	movs	r2, r0
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e0e3      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003aca:	4b74      	ldr	r3, [pc, #464]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ace:	2202      	movs	r2, #2
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	d0f1      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003ad4:	4b71      	ldr	r3, [pc, #452]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad8:	22f8      	movs	r2, #248	; 0xf8
 8003ada:	4393      	bics	r3, r2
 8003adc:	0019      	movs	r1, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	00da      	lsls	r2, r3, #3
 8003ae4:	4b6d      	ldr	r3, [pc, #436]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8003aea:	e034      	b.n	8003b56 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	3305      	adds	r3, #5
 8003af2:	d111      	bne.n	8003b18 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003af4:	4b69      	ldr	r3, [pc, #420]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af8:	4b68      	ldr	r3, [pc, #416]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003afa:	2104      	movs	r1, #4
 8003afc:	438a      	bics	r2, r1
 8003afe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003b00:	4b66      	ldr	r3, [pc, #408]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b04:	22f8      	movs	r2, #248	; 0xf8
 8003b06:	4393      	bics	r3, r2
 8003b08:	0019      	movs	r1, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	00da      	lsls	r2, r3, #3
 8003b10:	4b62      	ldr	r3, [pc, #392]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b12:	430a      	orrs	r2, r1
 8003b14:	635a      	str	r2, [r3, #52]	; 0x34
 8003b16:	e01e      	b.n	8003b56 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003b18:	4b60      	ldr	r3, [pc, #384]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b1c:	4b5f      	ldr	r3, [pc, #380]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b1e:	2104      	movs	r1, #4
 8003b20:	430a      	orrs	r2, r1
 8003b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003b24:	4b5d      	ldr	r3, [pc, #372]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b28:	4b5c      	ldr	r3, [pc, #368]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	438a      	bics	r2, r1
 8003b2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b30:	f7fd f9ca 	bl	8000ec8 <HAL_GetTick>
 8003b34:	0003      	movs	r3, r0
 8003b36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003b3a:	f7fd f9c5 	bl	8000ec8 <HAL_GetTick>
 8003b3e:	0002      	movs	r2, r0
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e0a2      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003b4c:	4b53      	ldr	r3, [pc, #332]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b50:	2202      	movs	r2, #2
 8003b52:	4013      	ands	r3, r2
 8003b54:	d1f1      	bne.n	8003b3a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d100      	bne.n	8003b60 <HAL_RCC_OscConfig+0x4e4>
 8003b5e:	e097      	b.n	8003c90 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b60:	4b4e      	ldr	r3, [pc, #312]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	220c      	movs	r2, #12
 8003b66:	4013      	ands	r3, r2
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d100      	bne.n	8003b6e <HAL_RCC_OscConfig+0x4f2>
 8003b6c:	e06b      	b.n	8003c46 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d14c      	bne.n	8003c10 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b76:	4b49      	ldr	r3, [pc, #292]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b48      	ldr	r3, [pc, #288]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003b7c:	494a      	ldr	r1, [pc, #296]	; (8003ca8 <HAL_RCC_OscConfig+0x62c>)
 8003b7e:	400a      	ands	r2, r1
 8003b80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b82:	f7fd f9a1 	bl	8000ec8 <HAL_GetTick>
 8003b86:	0003      	movs	r3, r0
 8003b88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b8c:	f7fd f99c 	bl	8000ec8 <HAL_GetTick>
 8003b90:	0002      	movs	r2, r0
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e079      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b9e:	4b3f      	ldr	r3, [pc, #252]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	2380      	movs	r3, #128	; 0x80
 8003ba4:	049b      	lsls	r3, r3, #18
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d1f0      	bne.n	8003b8c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003baa:	4b3c      	ldr	r3, [pc, #240]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	220f      	movs	r2, #15
 8003bb0:	4393      	bics	r3, r2
 8003bb2:	0019      	movs	r1, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb8:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003bbe:	4b37      	ldr	r3, [pc, #220]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4a3a      	ldr	r2, [pc, #232]	; (8003cac <HAL_RCC_OscConfig+0x630>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	0019      	movs	r1, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	4b32      	ldr	r3, [pc, #200]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bd4:	430a      	orrs	r2, r1
 8003bd6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bd8:	4b30      	ldr	r3, [pc, #192]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	4b2f      	ldr	r3, [pc, #188]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003bde:	2180      	movs	r1, #128	; 0x80
 8003be0:	0449      	lsls	r1, r1, #17
 8003be2:	430a      	orrs	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be6:	f7fd f96f 	bl	8000ec8 <HAL_GetTick>
 8003bea:	0003      	movs	r3, r0
 8003bec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf0:	f7fd f96a 	bl	8000ec8 <HAL_GetTick>
 8003bf4:	0002      	movs	r2, r0
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e047      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c02:	4b26      	ldr	r3, [pc, #152]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	2380      	movs	r3, #128	; 0x80
 8003c08:	049b      	lsls	r3, r3, #18
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d0f0      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x574>
 8003c0e:	e03f      	b.n	8003c90 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c10:	4b22      	ldr	r3, [pc, #136]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	4b21      	ldr	r3, [pc, #132]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c16:	4924      	ldr	r1, [pc, #144]	; (8003ca8 <HAL_RCC_OscConfig+0x62c>)
 8003c18:	400a      	ands	r2, r1
 8003c1a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1c:	f7fd f954 	bl	8000ec8 <HAL_GetTick>
 8003c20:	0003      	movs	r3, r0
 8003c22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c24:	e008      	b.n	8003c38 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c26:	f7fd f94f 	bl	8000ec8 <HAL_GetTick>
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d901      	bls.n	8003c38 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e02c      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c38:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	2380      	movs	r3, #128	; 0x80
 8003c3e:	049b      	lsls	r3, r3, #18
 8003c40:	4013      	ands	r3, r2
 8003c42:	d1f0      	bne.n	8003c26 <HAL_RCC_OscConfig+0x5aa>
 8003c44:	e024      	b.n	8003c90 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e01f      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003c52:	4b12      	ldr	r3, [pc, #72]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003c58:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_RCC_OscConfig+0x620>)
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	2380      	movs	r3, #128	; 0x80
 8003c62:	025b      	lsls	r3, r3, #9
 8003c64:	401a      	ands	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d10e      	bne.n	8003c8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	220f      	movs	r2, #15
 8003c72:	401a      	ands	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d107      	bne.n	8003c8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	23f0      	movs	r3, #240	; 0xf0
 8003c80:	039b      	lsls	r3, r3, #14
 8003c82:	401a      	ands	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e000      	b.n	8003c92 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	0018      	movs	r0, r3
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b008      	add	sp, #32
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	46c0      	nop			; (mov r8, r8)
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	00001388 	.word	0x00001388
 8003ca4:	efffffff 	.word	0xefffffff
 8003ca8:	feffffff 	.word	0xfeffffff
 8003cac:	ffc2ffff 	.word	0xffc2ffff

08003cb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e0b3      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b5b      	ldr	r3, [pc, #364]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	4013      	ands	r3, r2
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d911      	bls.n	8003cf6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b58      	ldr	r3, [pc, #352]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	4393      	bics	r3, r2
 8003cda:	0019      	movs	r1, r3
 8003cdc:	4b55      	ldr	r3, [pc, #340]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ce4:	4b53      	ldr	r3, [pc, #332]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	4013      	ands	r3, r2
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d001      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e09a      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d015      	beq.n	8003d2c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2204      	movs	r2, #4
 8003d06:	4013      	ands	r3, r2
 8003d08:	d006      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d0a:	4b4b      	ldr	r3, [pc, #300]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	4b4a      	ldr	r3, [pc, #296]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d10:	21e0      	movs	r1, #224	; 0xe0
 8003d12:	00c9      	lsls	r1, r1, #3
 8003d14:	430a      	orrs	r2, r1
 8003d16:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d18:	4b47      	ldr	r3, [pc, #284]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	22f0      	movs	r2, #240	; 0xf0
 8003d1e:	4393      	bics	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	4b44      	ldr	r3, [pc, #272]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2201      	movs	r2, #1
 8003d32:	4013      	ands	r3, r2
 8003d34:	d040      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d107      	bne.n	8003d4e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d3e:	4b3e      	ldr	r3, [pc, #248]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	2380      	movs	r3, #128	; 0x80
 8003d44:	029b      	lsls	r3, r3, #10
 8003d46:	4013      	ands	r3, r2
 8003d48:	d114      	bne.n	8003d74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e06e      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d107      	bne.n	8003d66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d56:	4b38      	ldr	r3, [pc, #224]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	2380      	movs	r3, #128	; 0x80
 8003d5c:	049b      	lsls	r3, r3, #18
 8003d5e:	4013      	ands	r3, r2
 8003d60:	d108      	bne.n	8003d74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e062      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d66:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2202      	movs	r2, #2
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e05b      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d74:	4b30      	ldr	r3, [pc, #192]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2203      	movs	r2, #3
 8003d7a:	4393      	bics	r3, r2
 8003d7c:	0019      	movs	r1, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	4b2d      	ldr	r3, [pc, #180]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003d84:	430a      	orrs	r2, r1
 8003d86:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d88:	f7fd f89e 	bl	8000ec8 <HAL_GetTick>
 8003d8c:	0003      	movs	r3, r0
 8003d8e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d90:	e009      	b.n	8003da6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d92:	f7fd f899 	bl	8000ec8 <HAL_GetTick>
 8003d96:	0002      	movs	r2, r0
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	4a27      	ldr	r2, [pc, #156]	; (8003e3c <HAL_RCC_ClockConfig+0x18c>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e042      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da6:	4b24      	ldr	r3, [pc, #144]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	220c      	movs	r2, #12
 8003dac:	401a      	ands	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d1ec      	bne.n	8003d92 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003db8:	4b1e      	ldr	r3, [pc, #120]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d211      	bcs.n	8003dea <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc6:	4b1b      	ldr	r3, [pc, #108]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	4393      	bics	r3, r2
 8003dce:	0019      	movs	r1, r3
 8003dd0:	4b18      	ldr	r3, [pc, #96]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd8:	4b16      	ldr	r3, [pc, #88]	; (8003e34 <HAL_RCC_ClockConfig+0x184>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	4013      	ands	r3, r2
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d001      	beq.n	8003dea <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e020      	b.n	8003e2c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2204      	movs	r2, #4
 8003df0:	4013      	ands	r3, r2
 8003df2:	d009      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003df4:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	4a11      	ldr	r2, [pc, #68]	; (8003e40 <HAL_RCC_ClockConfig+0x190>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	0019      	movs	r1, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	4b0d      	ldr	r3, [pc, #52]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003e04:	430a      	orrs	r2, r1
 8003e06:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e08:	f000 f820 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8003e0c:	0001      	movs	r1, r0
 8003e0e:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <HAL_RCC_ClockConfig+0x188>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	091b      	lsrs	r3, r3, #4
 8003e14:	220f      	movs	r2, #15
 8003e16:	4013      	ands	r3, r2
 8003e18:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <HAL_RCC_ClockConfig+0x194>)
 8003e1a:	5cd3      	ldrb	r3, [r2, r3]
 8003e1c:	000a      	movs	r2, r1
 8003e1e:	40da      	lsrs	r2, r3
 8003e20:	4b09      	ldr	r3, [pc, #36]	; (8003e48 <HAL_RCC_ClockConfig+0x198>)
 8003e22:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003e24:	2000      	movs	r0, #0
 8003e26:	f7fd f809 	bl	8000e3c <HAL_InitTick>
  
  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	b004      	add	sp, #16
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40022000 	.word	0x40022000
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	00001388 	.word	0x00001388
 8003e40:	fffff8ff 	.word	0xfffff8ff
 8003e44:	08005454 	.word	0x08005454
 8003e48:	20000004 	.word	0x20000004

08003e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e52:	2300      	movs	r3, #0
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	2300      	movs	r3, #0
 8003e58:	60bb      	str	r3, [r7, #8]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	617b      	str	r3, [r7, #20]
 8003e5e:	2300      	movs	r3, #0
 8003e60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003e66:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	220c      	movs	r2, #12
 8003e70:	4013      	ands	r3, r2
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d002      	beq.n	8003e7c <HAL_RCC_GetSysClockFreq+0x30>
 8003e76:	2b08      	cmp	r3, #8
 8003e78:	d003      	beq.n	8003e82 <HAL_RCC_GetSysClockFreq+0x36>
 8003e7a:	e02c      	b.n	8003ed6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e7c:	4b1b      	ldr	r3, [pc, #108]	; (8003eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e7e:	613b      	str	r3, [r7, #16]
      break;
 8003e80:	e02c      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	0c9b      	lsrs	r3, r3, #18
 8003e86:	220f      	movs	r2, #15
 8003e88:	4013      	ands	r3, r2
 8003e8a:	4a19      	ldr	r2, [pc, #100]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e8c:	5cd3      	ldrb	r3, [r2, r3]
 8003e8e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003e90:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e94:	220f      	movs	r2, #15
 8003e96:	4013      	ands	r3, r2
 8003e98:	4a16      	ldr	r2, [pc, #88]	; (8003ef4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8003e9a:	5cd3      	ldrb	r3, [r2, r3]
 8003e9c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	2380      	movs	r3, #128	; 0x80
 8003ea2:	025b      	lsls	r3, r3, #9
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	d009      	beq.n	8003ebc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003ea8:	68b9      	ldr	r1, [r7, #8]
 8003eaa:	4810      	ldr	r0, [pc, #64]	; (8003eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8003eac:	f7fc f92c 	bl	8000108 <__udivsi3>
 8003eb0:	0003      	movs	r3, r0
 8003eb2:	001a      	movs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4353      	muls	r3, r2
 8003eb8:	617b      	str	r3, [r7, #20]
 8003eba:	e009      	b.n	8003ed0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003ebc:	6879      	ldr	r1, [r7, #4]
 8003ebe:	000a      	movs	r2, r1
 8003ec0:	0152      	lsls	r2, r2, #5
 8003ec2:	1a52      	subs	r2, r2, r1
 8003ec4:	0193      	lsls	r3, r2, #6
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	185b      	adds	r3, r3, r1
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	613b      	str	r3, [r7, #16]
      break;
 8003ed4:	e002      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ed6:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8003ed8:	613b      	str	r3, [r7, #16]
      break;
 8003eda:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003edc:	693b      	ldr	r3, [r7, #16]
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b006      	add	sp, #24
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	007a1200 	.word	0x007a1200
 8003ef0:	0800546c 	.word	0x0800546c
 8003ef4:	0800547c 	.word	0x0800547c

08003ef8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003efc:	4b02      	ldr	r3, [pc, #8]	; (8003f08 <HAL_RCC_GetHCLKFreq+0x10>)
 8003efe:	681b      	ldr	r3, [r3, #0]
}
 8003f00:	0018      	movs	r0, r3
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	20000004 	.word	0x20000004

08003f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003f10:	f7ff fff2 	bl	8003ef8 <HAL_RCC_GetHCLKFreq>
 8003f14:	0001      	movs	r1, r0
 8003f16:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	2207      	movs	r2, #7
 8003f1e:	4013      	ands	r3, r2
 8003f20:	4a04      	ldr	r2, [pc, #16]	; (8003f34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f22:	5cd3      	ldrb	r3, [r2, r3]
 8003f24:	40d9      	lsrs	r1, r3
 8003f26:	000b      	movs	r3, r1
}    
 8003f28:	0018      	movs	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	40021000 	.word	0x40021000
 8003f34:	08005464 	.word	0x08005464

08003f38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003f44:	2300      	movs	r3, #0
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	2380      	movs	r3, #128	; 0x80
 8003f4e:	025b      	lsls	r3, r3, #9
 8003f50:	4013      	ands	r3, r2
 8003f52:	d100      	bne.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003f54:	e08e      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003f56:	2017      	movs	r0, #23
 8003f58:	183b      	adds	r3, r7, r0
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f5e:	4b57      	ldr	r3, [pc, #348]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	2380      	movs	r3, #128	; 0x80
 8003f64:	055b      	lsls	r3, r3, #21
 8003f66:	4013      	ands	r3, r2
 8003f68:	d110      	bne.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f6a:	4b54      	ldr	r3, [pc, #336]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003f6c:	69da      	ldr	r2, [r3, #28]
 8003f6e:	4b53      	ldr	r3, [pc, #332]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003f70:	2180      	movs	r1, #128	; 0x80
 8003f72:	0549      	lsls	r1, r1, #21
 8003f74:	430a      	orrs	r2, r1
 8003f76:	61da      	str	r2, [r3, #28]
 8003f78:	4b50      	ldr	r3, [pc, #320]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003f7a:	69da      	ldr	r2, [r3, #28]
 8003f7c:	2380      	movs	r3, #128	; 0x80
 8003f7e:	055b      	lsls	r3, r3, #21
 8003f80:	4013      	ands	r3, r2
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f86:	183b      	adds	r3, r7, r0
 8003f88:	2201      	movs	r2, #1
 8003f8a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	4b4c      	ldr	r3, [pc, #304]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	2380      	movs	r3, #128	; 0x80
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	4013      	ands	r3, r2
 8003f96:	d11a      	bne.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f98:	4b49      	ldr	r3, [pc, #292]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	4b48      	ldr	r3, [pc, #288]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003f9e:	2180      	movs	r1, #128	; 0x80
 8003fa0:	0049      	lsls	r1, r1, #1
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa6:	f7fc ff8f 	bl	8000ec8 <HAL_GetTick>
 8003faa:	0003      	movs	r3, r0
 8003fac:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fae:	e008      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fb0:	f7fc ff8a 	bl	8000ec8 <HAL_GetTick>
 8003fb4:	0002      	movs	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	; 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e077      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc2:	4b3f      	ldr	r3, [pc, #252]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	4013      	ands	r3, r2
 8003fcc:	d0f0      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fce:	4b3b      	ldr	r3, [pc, #236]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003fd0:	6a1a      	ldr	r2, [r3, #32]
 8003fd2:	23c0      	movs	r3, #192	; 0xc0
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d034      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	23c0      	movs	r3, #192	; 0xc0
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4013      	ands	r3, r2
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d02c      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ff0:	4b32      	ldr	r3, [pc, #200]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	4a33      	ldr	r2, [pc, #204]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ffa:	4b30      	ldr	r3, [pc, #192]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003ffc:	6a1a      	ldr	r2, [r3, #32]
 8003ffe:	4b2f      	ldr	r3, [pc, #188]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004000:	2180      	movs	r1, #128	; 0x80
 8004002:	0249      	lsls	r1, r1, #9
 8004004:	430a      	orrs	r2, r1
 8004006:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004008:	4b2c      	ldr	r3, [pc, #176]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800400a:	6a1a      	ldr	r2, [r3, #32]
 800400c:	4b2b      	ldr	r3, [pc, #172]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800400e:	492e      	ldr	r1, [pc, #184]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004010:	400a      	ands	r2, r1
 8004012:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004014:	4b29      	ldr	r3, [pc, #164]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2201      	movs	r2, #1
 800401e:	4013      	ands	r3, r2
 8004020:	d013      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004022:	f7fc ff51 	bl	8000ec8 <HAL_GetTick>
 8004026:	0003      	movs	r3, r0
 8004028:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402a:	e009      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402c:	f7fc ff4c 	bl	8000ec8 <HAL_GetTick>
 8004030:	0002      	movs	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	4a25      	ldr	r2, [pc, #148]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d901      	bls.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e038      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004040:	4b1e      	ldr	r3, [pc, #120]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	2202      	movs	r2, #2
 8004046:	4013      	ands	r3, r2
 8004048:	d0f0      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800404a:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	4a1d      	ldr	r2, [pc, #116]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004050:	4013      	ands	r3, r2
 8004052:	0019      	movs	r1, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	4b18      	ldr	r3, [pc, #96]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800405a:	430a      	orrs	r2, r1
 800405c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800405e:	2317      	movs	r3, #23
 8004060:	18fb      	adds	r3, r7, r3
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d105      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004068:	4b14      	ldr	r3, [pc, #80]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800406a:	69da      	ldr	r2, [r3, #28]
 800406c:	4b13      	ldr	r3, [pc, #76]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800406e:	4918      	ldr	r1, [pc, #96]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004070:	400a      	ands	r2, r1
 8004072:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2201      	movs	r2, #1
 800407a:	4013      	ands	r3, r2
 800407c:	d009      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800407e:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004082:	2203      	movs	r2, #3
 8004084:	4393      	bics	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800408e:	430a      	orrs	r2, r1
 8004090:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2220      	movs	r2, #32
 8004098:	4013      	ands	r3, r2
 800409a:	d009      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800409c:	4b07      	ldr	r3, [pc, #28]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800409e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a0:	2210      	movs	r2, #16
 80040a2:	4393      	bics	r3, r2
 80040a4:	0019      	movs	r1, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68da      	ldr	r2, [r3, #12]
 80040aa:	4b04      	ldr	r3, [pc, #16]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80040ac:	430a      	orrs	r2, r1
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	0018      	movs	r0, r3
 80040b4:	46bd      	mov	sp, r7
 80040b6:	b006      	add	sp, #24
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	46c0      	nop			; (mov r8, r8)
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40007000 	.word	0x40007000
 80040c4:	fffffcff 	.word	0xfffffcff
 80040c8:	fffeffff 	.word	0xfffeffff
 80040cc:	00001388 	.word	0x00001388
 80040d0:	efffffff 	.word	0xefffffff

080040d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e042      	b.n	800416c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	223d      	movs	r2, #61	; 0x3d
 80040ea:	5c9b      	ldrb	r3, [r3, r2]
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d107      	bne.n	8004102 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	223c      	movs	r2, #60	; 0x3c
 80040f6:	2100      	movs	r1, #0
 80040f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	0018      	movs	r0, r3
 80040fe:	f7fc fd83 	bl	8000c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	223d      	movs	r2, #61	; 0x3d
 8004106:	2102      	movs	r1, #2
 8004108:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3304      	adds	r3, #4
 8004112:	0019      	movs	r1, r3
 8004114:	0010      	movs	r0, r2
 8004116:	f000 f9dd 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2246      	movs	r2, #70	; 0x46
 800411e:	2101      	movs	r1, #1
 8004120:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	223e      	movs	r2, #62	; 0x3e
 8004126:	2101      	movs	r1, #1
 8004128:	5499      	strb	r1, [r3, r2]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	223f      	movs	r2, #63	; 0x3f
 800412e:	2101      	movs	r1, #1
 8004130:	5499      	strb	r1, [r3, r2]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2240      	movs	r2, #64	; 0x40
 8004136:	2101      	movs	r1, #1
 8004138:	5499      	strb	r1, [r3, r2]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2241      	movs	r2, #65	; 0x41
 800413e:	2101      	movs	r1, #1
 8004140:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2242      	movs	r2, #66	; 0x42
 8004146:	2101      	movs	r1, #1
 8004148:	5499      	strb	r1, [r3, r2]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2243      	movs	r2, #67	; 0x43
 800414e:	2101      	movs	r1, #1
 8004150:	5499      	strb	r1, [r3, r2]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2244      	movs	r2, #68	; 0x44
 8004156:	2101      	movs	r1, #1
 8004158:	5499      	strb	r1, [r3, r2]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2245      	movs	r2, #69	; 0x45
 800415e:	2101      	movs	r1, #1
 8004160:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	223d      	movs	r2, #61	; 0x3d
 8004166:	2101      	movs	r1, #1
 8004168:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	0018      	movs	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	b002      	add	sp, #8
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	223d      	movs	r2, #61	; 0x3d
 8004180:	5c9b      	ldrb	r3, [r3, r2]
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b01      	cmp	r3, #1
 8004186:	d001      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e035      	b.n	80041f8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	223d      	movs	r2, #61	; 0x3d
 8004190:	2102      	movs	r1, #2
 8004192:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2101      	movs	r1, #1
 80041a0:	430a      	orrs	r2, r1
 80041a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a15      	ldr	r2, [pc, #84]	; (8004200 <HAL_TIM_Base_Start_IT+0x8c>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d009      	beq.n	80041c2 <HAL_TIM_Base_Start_IT+0x4e>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a14      	ldr	r2, [pc, #80]	; (8004204 <HAL_TIM_Base_Start_IT+0x90>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d004      	beq.n	80041c2 <HAL_TIM_Base_Start_IT+0x4e>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a12      	ldr	r2, [pc, #72]	; (8004208 <HAL_TIM_Base_Start_IT+0x94>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d111      	bne.n	80041e6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2207      	movs	r2, #7
 80041ca:	4013      	ands	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2b06      	cmp	r3, #6
 80041d2:	d010      	beq.n	80041f6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2101      	movs	r1, #1
 80041e0:	430a      	orrs	r2, r1
 80041e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e4:	e007      	b.n	80041f6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2101      	movs	r1, #1
 80041f2:	430a      	orrs	r2, r1
 80041f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	0018      	movs	r0, r3
 80041fa:	46bd      	mov	sp, r7
 80041fc:	b004      	add	sp, #16
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40012c00 	.word	0x40012c00
 8004204:	40000400 	.word	0x40000400
 8004208:	40014000 	.word	0x40014000

0800420c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2101      	movs	r1, #1
 8004220:	438a      	bics	r2, r1
 8004222:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	4a0d      	ldr	r2, [pc, #52]	; (8004260 <HAL_TIM_Base_Stop_IT+0x54>)
 800422c:	4013      	ands	r3, r2
 800422e:	d10d      	bne.n	800424c <HAL_TIM_Base_Stop_IT+0x40>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	4a0b      	ldr	r2, [pc, #44]	; (8004264 <HAL_TIM_Base_Stop_IT+0x58>)
 8004238:	4013      	ands	r3, r2
 800423a:	d107      	bne.n	800424c <HAL_TIM_Base_Stop_IT+0x40>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2101      	movs	r1, #1
 8004248:	438a      	bics	r2, r1
 800424a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	223d      	movs	r2, #61	; 0x3d
 8004250:	2101      	movs	r1, #1
 8004252:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b002      	add	sp, #8
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	00001111 	.word	0x00001111
 8004264:	00000444 	.word	0x00000444

08004268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	2202      	movs	r2, #2
 8004278:	4013      	ands	r3, r2
 800427a:	2b02      	cmp	r3, #2
 800427c:	d124      	bne.n	80042c8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	2202      	movs	r2, #2
 8004286:	4013      	ands	r3, r2
 8004288:	2b02      	cmp	r3, #2
 800428a:	d11d      	bne.n	80042c8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2203      	movs	r2, #3
 8004292:	4252      	negs	r2, r2
 8004294:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	2203      	movs	r2, #3
 80042a4:	4013      	ands	r3, r2
 80042a6:	d004      	beq.n	80042b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	0018      	movs	r0, r3
 80042ac:	f000 f8fa 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 80042b0:	e007      	b.n	80042c2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	0018      	movs	r0, r3
 80042b6:	f000 f8ed 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	0018      	movs	r0, r3
 80042be:	f000 f8f9 	bl	80044b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2204      	movs	r2, #4
 80042d0:	4013      	ands	r3, r2
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d125      	bne.n	8004322 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	2204      	movs	r2, #4
 80042de:	4013      	ands	r3, r2
 80042e0:	2b04      	cmp	r3, #4
 80042e2:	d11e      	bne.n	8004322 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2205      	movs	r2, #5
 80042ea:	4252      	negs	r2, r2
 80042ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2202      	movs	r2, #2
 80042f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699a      	ldr	r2, [r3, #24]
 80042fa:	23c0      	movs	r3, #192	; 0xc0
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4013      	ands	r3, r2
 8004300:	d004      	beq.n	800430c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	0018      	movs	r0, r3
 8004306:	f000 f8cd 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 800430a:	e007      	b.n	800431c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	0018      	movs	r0, r3
 8004310:	f000 f8c0 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	0018      	movs	r0, r3
 8004318:	f000 f8cc 	bl	80044b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	2208      	movs	r2, #8
 800432a:	4013      	ands	r3, r2
 800432c:	2b08      	cmp	r3, #8
 800432e:	d124      	bne.n	800437a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	2208      	movs	r2, #8
 8004338:	4013      	ands	r3, r2
 800433a:	2b08      	cmp	r3, #8
 800433c:	d11d      	bne.n	800437a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2209      	movs	r2, #9
 8004344:	4252      	negs	r2, r2
 8004346:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2204      	movs	r2, #4
 800434c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	2203      	movs	r2, #3
 8004356:	4013      	ands	r3, r2
 8004358:	d004      	beq.n	8004364 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	0018      	movs	r0, r3
 800435e:	f000 f8a1 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 8004362:	e007      	b.n	8004374 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	0018      	movs	r0, r3
 8004368:	f000 f894 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	0018      	movs	r0, r3
 8004370:	f000 f8a0 	bl	80044b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	2210      	movs	r2, #16
 8004382:	4013      	ands	r3, r2
 8004384:	2b10      	cmp	r3, #16
 8004386:	d125      	bne.n	80043d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	2210      	movs	r2, #16
 8004390:	4013      	ands	r3, r2
 8004392:	2b10      	cmp	r3, #16
 8004394:	d11e      	bne.n	80043d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2211      	movs	r2, #17
 800439c:	4252      	negs	r2, r2
 800439e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2208      	movs	r2, #8
 80043a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69da      	ldr	r2, [r3, #28]
 80043ac:	23c0      	movs	r3, #192	; 0xc0
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4013      	ands	r3, r2
 80043b2:	d004      	beq.n	80043be <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	0018      	movs	r0, r3
 80043b8:	f000 f874 	bl	80044a4 <HAL_TIM_IC_CaptureCallback>
 80043bc:	e007      	b.n	80043ce <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	0018      	movs	r0, r3
 80043c2:	f000 f867 	bl	8004494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	0018      	movs	r0, r3
 80043ca:	f000 f873 	bl	80044b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	2201      	movs	r2, #1
 80043dc:	4013      	ands	r3, r2
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d10f      	bne.n	8004402 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2201      	movs	r2, #1
 80043ea:	4013      	ands	r3, r2
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d108      	bne.n	8004402 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2202      	movs	r2, #2
 80043f6:	4252      	negs	r2, r2
 80043f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f7fc fb21 	bl	8000a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	2280      	movs	r2, #128	; 0x80
 800440a:	4013      	ands	r3, r2
 800440c:	2b80      	cmp	r3, #128	; 0x80
 800440e:	d10f      	bne.n	8004430 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	2280      	movs	r2, #128	; 0x80
 8004418:	4013      	ands	r3, r2
 800441a:	2b80      	cmp	r3, #128	; 0x80
 800441c:	d108      	bne.n	8004430 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2281      	movs	r2, #129	; 0x81
 8004424:	4252      	negs	r2, r2
 8004426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	0018      	movs	r0, r3
 800442c:	f000 f8d0 	bl	80045d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	2240      	movs	r2, #64	; 0x40
 8004438:	4013      	ands	r3, r2
 800443a:	2b40      	cmp	r3, #64	; 0x40
 800443c:	d10f      	bne.n	800445e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	2240      	movs	r2, #64	; 0x40
 8004446:	4013      	ands	r3, r2
 8004448:	2b40      	cmp	r3, #64	; 0x40
 800444a:	d108      	bne.n	800445e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2241      	movs	r2, #65	; 0x41
 8004452:	4252      	negs	r2, r2
 8004454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	0018      	movs	r0, r3
 800445a:	f000 f833 	bl	80044c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	2220      	movs	r2, #32
 8004466:	4013      	ands	r3, r2
 8004468:	2b20      	cmp	r3, #32
 800446a:	d10f      	bne.n	800448c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	2220      	movs	r2, #32
 8004474:	4013      	ands	r3, r2
 8004476:	2b20      	cmp	r3, #32
 8004478:	d108      	bne.n	800448c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2221      	movs	r2, #33	; 0x21
 8004480:	4252      	negs	r2, r2
 8004482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	0018      	movs	r0, r3
 8004488:	f000 f89a 	bl	80045c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800448c:	46c0      	nop			; (mov r8, r8)
 800448e:	46bd      	mov	sp, r7
 8004490:	b002      	add	sp, #8
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800449c:	46c0      	nop			; (mov r8, r8)
 800449e:	46bd      	mov	sp, r7
 80044a0:	b002      	add	sp, #8
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044bc:	46c0      	nop			; (mov r8, r8)
 80044be:	46bd      	mov	sp, r7
 80044c0:	b002      	add	sp, #8
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044cc:	46c0      	nop			; (mov r8, r8)
 80044ce:	46bd      	mov	sp, r7
 80044d0:	b002      	add	sp, #8
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a2f      	ldr	r2, [pc, #188]	; (80045a4 <TIM_Base_SetConfig+0xd0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d003      	beq.n	80044f4 <TIM_Base_SetConfig+0x20>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a2e      	ldr	r2, [pc, #184]	; (80045a8 <TIM_Base_SetConfig+0xd4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d108      	bne.n	8004506 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2270      	movs	r2, #112	; 0x70
 80044f8:	4393      	bics	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a26      	ldr	r2, [pc, #152]	; (80045a4 <TIM_Base_SetConfig+0xd0>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d013      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a25      	ldr	r2, [pc, #148]	; (80045a8 <TIM_Base_SetConfig+0xd4>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00f      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a24      	ldr	r2, [pc, #144]	; (80045ac <TIM_Base_SetConfig+0xd8>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d00b      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a23      	ldr	r2, [pc, #140]	; (80045b0 <TIM_Base_SetConfig+0xdc>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d007      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a22      	ldr	r2, [pc, #136]	; (80045b4 <TIM_Base_SetConfig+0xe0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d003      	beq.n	8004536 <TIM_Base_SetConfig+0x62>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a21      	ldr	r2, [pc, #132]	; (80045b8 <TIM_Base_SetConfig+0xe4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d108      	bne.n	8004548 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4a20      	ldr	r2, [pc, #128]	; (80045bc <TIM_Base_SetConfig+0xe8>)
 800453a:	4013      	ands	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2280      	movs	r2, #128	; 0x80
 800454c:	4393      	bics	r3, r2
 800454e:	001a      	movs	r2, r3
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a0c      	ldr	r2, [pc, #48]	; (80045a4 <TIM_Base_SetConfig+0xd0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d00b      	beq.n	800458e <TIM_Base_SetConfig+0xba>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a0d      	ldr	r2, [pc, #52]	; (80045b0 <TIM_Base_SetConfig+0xdc>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d007      	beq.n	800458e <TIM_Base_SetConfig+0xba>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a0c      	ldr	r2, [pc, #48]	; (80045b4 <TIM_Base_SetConfig+0xe0>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d003      	beq.n	800458e <TIM_Base_SetConfig+0xba>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a0b      	ldr	r2, [pc, #44]	; (80045b8 <TIM_Base_SetConfig+0xe4>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d103      	bne.n	8004596 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	691a      	ldr	r2, [r3, #16]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	615a      	str	r2, [r3, #20]
}
 800459c:	46c0      	nop			; (mov r8, r8)
 800459e:	46bd      	mov	sp, r7
 80045a0:	b004      	add	sp, #16
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	40012c00 	.word	0x40012c00
 80045a8:	40000400 	.word	0x40000400
 80045ac:	40002000 	.word	0x40002000
 80045b0:	40014000 	.word	0x40014000
 80045b4:	40014400 	.word	0x40014400
 80045b8:	40014800 	.word	0x40014800
 80045bc:	fffffcff 	.word	0xfffffcff

080045c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045c8:	46c0      	nop			; (mov r8, r8)
 80045ca:	46bd      	mov	sp, r7
 80045cc:	b002      	add	sp, #8
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045d8:	46c0      	nop			; (mov r8, r8)
 80045da:	46bd      	mov	sp, r7
 80045dc:	b002      	add	sp, #8
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e044      	b.n	800467c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d107      	bne.n	800460a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2278      	movs	r2, #120	; 0x78
 80045fe:	2100      	movs	r1, #0
 8004600:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	0018      	movs	r0, r3
 8004606:	f7fc fb25 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2224      	movs	r2, #36	; 0x24
 800460e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2101      	movs	r1, #1
 800461c:	438a      	bics	r2, r1
 800461e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	0018      	movs	r0, r3
 8004624:	f000 fb0c 	bl	8004c40 <UART_SetConfig>
 8004628:	0003      	movs	r3, r0
 800462a:	2b01      	cmp	r3, #1
 800462c:	d101      	bne.n	8004632 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e024      	b.n	800467c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	0018      	movs	r0, r3
 800463e:	f000 fc3f 	bl	8004ec0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	490d      	ldr	r1, [pc, #52]	; (8004684 <HAL_UART_Init+0xa4>)
 800464e:	400a      	ands	r2, r1
 8004650:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2108      	movs	r1, #8
 800465e:	438a      	bics	r2, r1
 8004660:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2101      	movs	r1, #1
 800466e:	430a      	orrs	r2, r1
 8004670:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	0018      	movs	r0, r3
 8004676:	f000 fcd7 	bl	8005028 <UART_CheckIdleState>
 800467a:	0003      	movs	r3, r0
}
 800467c:	0018      	movs	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	b002      	add	sp, #8
 8004682:	bd80      	pop	{r7, pc}
 8004684:	fffff7ff 	.word	0xfffff7ff

08004688 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004688:	b590      	push	{r4, r7, lr}
 800468a:	b0ab      	sub	sp, #172	; 0xac
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	22a4      	movs	r2, #164	; 0xa4
 8004698:	18b9      	adds	r1, r7, r2
 800469a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	20a0      	movs	r0, #160	; 0xa0
 80046a4:	1839      	adds	r1, r7, r0
 80046a6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	219c      	movs	r1, #156	; 0x9c
 80046b0:	1879      	adds	r1, r7, r1
 80046b2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80046b4:	0011      	movs	r1, r2
 80046b6:	18bb      	adds	r3, r7, r2
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a99      	ldr	r2, [pc, #612]	; (8004920 <HAL_UART_IRQHandler+0x298>)
 80046bc:	4013      	ands	r3, r2
 80046be:	2298      	movs	r2, #152	; 0x98
 80046c0:	18bc      	adds	r4, r7, r2
 80046c2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80046c4:	18bb      	adds	r3, r7, r2
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d114      	bne.n	80046f6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80046cc:	187b      	adds	r3, r7, r1
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2220      	movs	r2, #32
 80046d2:	4013      	ands	r3, r2
 80046d4:	d00f      	beq.n	80046f6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046d6:	183b      	adds	r3, r7, r0
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2220      	movs	r2, #32
 80046dc:	4013      	ands	r3, r2
 80046de:	d00a      	beq.n	80046f6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d100      	bne.n	80046ea <HAL_UART_IRQHandler+0x62>
 80046e8:	e286      	b.n	8004bf8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	0010      	movs	r0, r2
 80046f2:	4798      	blx	r3
      }
      return;
 80046f4:	e280      	b.n	8004bf8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80046f6:	2398      	movs	r3, #152	; 0x98
 80046f8:	18fb      	adds	r3, r7, r3
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d100      	bne.n	8004702 <HAL_UART_IRQHandler+0x7a>
 8004700:	e114      	b.n	800492c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004702:	239c      	movs	r3, #156	; 0x9c
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	4013      	ands	r3, r2
 800470c:	d106      	bne.n	800471c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800470e:	23a0      	movs	r3, #160	; 0xa0
 8004710:	18fb      	adds	r3, r7, r3
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a83      	ldr	r2, [pc, #524]	; (8004924 <HAL_UART_IRQHandler+0x29c>)
 8004716:	4013      	ands	r3, r2
 8004718:	d100      	bne.n	800471c <HAL_UART_IRQHandler+0x94>
 800471a:	e107      	b.n	800492c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800471c:	23a4      	movs	r3, #164	; 0xa4
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2201      	movs	r2, #1
 8004724:	4013      	ands	r3, r2
 8004726:	d012      	beq.n	800474e <HAL_UART_IRQHandler+0xc6>
 8004728:	23a0      	movs	r3, #160	; 0xa0
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	2380      	movs	r3, #128	; 0x80
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	4013      	ands	r3, r2
 8004734:	d00b      	beq.n	800474e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2201      	movs	r2, #1
 800473c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2284      	movs	r2, #132	; 0x84
 8004742:	589b      	ldr	r3, [r3, r2]
 8004744:	2201      	movs	r2, #1
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2184      	movs	r1, #132	; 0x84
 800474c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800474e:	23a4      	movs	r3, #164	; 0xa4
 8004750:	18fb      	adds	r3, r7, r3
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2202      	movs	r2, #2
 8004756:	4013      	ands	r3, r2
 8004758:	d011      	beq.n	800477e <HAL_UART_IRQHandler+0xf6>
 800475a:	239c      	movs	r3, #156	; 0x9c
 800475c:	18fb      	adds	r3, r7, r3
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2201      	movs	r2, #1
 8004762:	4013      	ands	r3, r2
 8004764:	d00b      	beq.n	800477e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2202      	movs	r2, #2
 800476c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2284      	movs	r2, #132	; 0x84
 8004772:	589b      	ldr	r3, [r3, r2]
 8004774:	2204      	movs	r2, #4
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2184      	movs	r1, #132	; 0x84
 800477c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800477e:	23a4      	movs	r3, #164	; 0xa4
 8004780:	18fb      	adds	r3, r7, r3
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2204      	movs	r2, #4
 8004786:	4013      	ands	r3, r2
 8004788:	d011      	beq.n	80047ae <HAL_UART_IRQHandler+0x126>
 800478a:	239c      	movs	r3, #156	; 0x9c
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2201      	movs	r2, #1
 8004792:	4013      	ands	r3, r2
 8004794:	d00b      	beq.n	80047ae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2204      	movs	r2, #4
 800479c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2284      	movs	r2, #132	; 0x84
 80047a2:	589b      	ldr	r3, [r3, r2]
 80047a4:	2202      	movs	r2, #2
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2184      	movs	r1, #132	; 0x84
 80047ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80047ae:	23a4      	movs	r3, #164	; 0xa4
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2208      	movs	r2, #8
 80047b6:	4013      	ands	r3, r2
 80047b8:	d017      	beq.n	80047ea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80047ba:	23a0      	movs	r3, #160	; 0xa0
 80047bc:	18fb      	adds	r3, r7, r3
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2220      	movs	r2, #32
 80047c2:	4013      	ands	r3, r2
 80047c4:	d105      	bne.n	80047d2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80047c6:	239c      	movs	r3, #156	; 0x9c
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2201      	movs	r2, #1
 80047ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80047d0:	d00b      	beq.n	80047ea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2208      	movs	r2, #8
 80047d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2284      	movs	r2, #132	; 0x84
 80047de:	589b      	ldr	r3, [r3, r2]
 80047e0:	2208      	movs	r2, #8
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2184      	movs	r1, #132	; 0x84
 80047e8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047ea:	23a4      	movs	r3, #164	; 0xa4
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	4013      	ands	r3, r2
 80047f6:	d013      	beq.n	8004820 <HAL_UART_IRQHandler+0x198>
 80047f8:	23a0      	movs	r3, #160	; 0xa0
 80047fa:	18fb      	adds	r3, r7, r3
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	2380      	movs	r3, #128	; 0x80
 8004800:	04db      	lsls	r3, r3, #19
 8004802:	4013      	ands	r3, r2
 8004804:	d00c      	beq.n	8004820 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2280      	movs	r2, #128	; 0x80
 800480c:	0112      	lsls	r2, r2, #4
 800480e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2284      	movs	r2, #132	; 0x84
 8004814:	589b      	ldr	r3, [r3, r2]
 8004816:	2220      	movs	r2, #32
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2184      	movs	r1, #132	; 0x84
 800481e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2284      	movs	r2, #132	; 0x84
 8004824:	589b      	ldr	r3, [r3, r2]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d100      	bne.n	800482c <HAL_UART_IRQHandler+0x1a4>
 800482a:	e1e7      	b.n	8004bfc <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800482c:	23a4      	movs	r3, #164	; 0xa4
 800482e:	18fb      	adds	r3, r7, r3
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2220      	movs	r2, #32
 8004834:	4013      	ands	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004838:	23a0      	movs	r3, #160	; 0xa0
 800483a:	18fb      	adds	r3, r7, r3
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2220      	movs	r2, #32
 8004840:	4013      	ands	r3, r2
 8004842:	d008      	beq.n	8004856 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004848:	2b00      	cmp	r3, #0
 800484a:	d004      	beq.n	8004856 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	0010      	movs	r0, r2
 8004854:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2284      	movs	r2, #132	; 0x84
 800485a:	589b      	ldr	r3, [r3, r2]
 800485c:	2194      	movs	r1, #148	; 0x94
 800485e:	187a      	adds	r2, r7, r1
 8004860:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2240      	movs	r2, #64	; 0x40
 800486a:	4013      	ands	r3, r2
 800486c:	2b40      	cmp	r3, #64	; 0x40
 800486e:	d004      	beq.n	800487a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004870:	187b      	adds	r3, r7, r1
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2228      	movs	r2, #40	; 0x28
 8004876:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004878:	d047      	beq.n	800490a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	0018      	movs	r0, r3
 800487e:	f000 fce5 	bl	800524c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2240      	movs	r2, #64	; 0x40
 800488a:	4013      	ands	r3, r2
 800488c:	2b40      	cmp	r3, #64	; 0x40
 800488e:	d137      	bne.n	8004900 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004890:	f3ef 8310 	mrs	r3, PRIMASK
 8004894:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004896:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004898:	2090      	movs	r0, #144	; 0x90
 800489a:	183a      	adds	r2, r7, r0
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	2301      	movs	r3, #1
 80048a0:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048a4:	f383 8810 	msr	PRIMASK, r3
}
 80048a8:	46c0      	nop			; (mov r8, r8)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2140      	movs	r1, #64	; 0x40
 80048b6:	438a      	bics	r2, r1
 80048b8:	609a      	str	r2, [r3, #8]
 80048ba:	183b      	adds	r3, r7, r0
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048c2:	f383 8810 	msr	PRIMASK, r3
}
 80048c6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d012      	beq.n	80048f6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048d4:	4a14      	ldr	r2, [pc, #80]	; (8004928 <HAL_UART_IRQHandler+0x2a0>)
 80048d6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048dc:	0018      	movs	r0, r3
 80048de:	f7fc fce5 	bl	80012ac <HAL_DMA_Abort_IT>
 80048e2:	1e03      	subs	r3, r0, #0
 80048e4:	d01a      	beq.n	800491c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048f0:	0018      	movs	r0, r3
 80048f2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f4:	e012      	b.n	800491c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	0018      	movs	r0, r3
 80048fa:	f000 f98d 	bl	8004c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fe:	e00d      	b.n	800491c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	0018      	movs	r0, r3
 8004904:	f000 f988 	bl	8004c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004908:	e008      	b.n	800491c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	0018      	movs	r0, r3
 800490e:	f000 f983 	bl	8004c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2284      	movs	r2, #132	; 0x84
 8004916:	2100      	movs	r1, #0
 8004918:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800491a:	e16f      	b.n	8004bfc <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800491c:	46c0      	nop			; (mov r8, r8)
    return;
 800491e:	e16d      	b.n	8004bfc <HAL_UART_IRQHandler+0x574>
 8004920:	0000080f 	.word	0x0000080f
 8004924:	04000120 	.word	0x04000120
 8004928:	08005315 	.word	0x08005315

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004930:	2b01      	cmp	r3, #1
 8004932:	d000      	beq.n	8004936 <HAL_UART_IRQHandler+0x2ae>
 8004934:	e139      	b.n	8004baa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004936:	23a4      	movs	r3, #164	; 0xa4
 8004938:	18fb      	adds	r3, r7, r3
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2210      	movs	r2, #16
 800493e:	4013      	ands	r3, r2
 8004940:	d100      	bne.n	8004944 <HAL_UART_IRQHandler+0x2bc>
 8004942:	e132      	b.n	8004baa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004944:	23a0      	movs	r3, #160	; 0xa0
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2210      	movs	r2, #16
 800494c:	4013      	ands	r3, r2
 800494e:	d100      	bne.n	8004952 <HAL_UART_IRQHandler+0x2ca>
 8004950:	e12b      	b.n	8004baa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2210      	movs	r2, #16
 8004958:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	2240      	movs	r2, #64	; 0x40
 8004962:	4013      	ands	r3, r2
 8004964:	2b40      	cmp	r3, #64	; 0x40
 8004966:	d000      	beq.n	800496a <HAL_UART_IRQHandler+0x2e2>
 8004968:	e09f      	b.n	8004aaa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	217e      	movs	r1, #126	; 0x7e
 8004974:	187b      	adds	r3, r7, r1
 8004976:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004978:	187b      	adds	r3, r7, r1
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d100      	bne.n	8004982 <HAL_UART_IRQHandler+0x2fa>
 8004980:	e13e      	b.n	8004c00 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2258      	movs	r2, #88	; 0x58
 8004986:	5a9b      	ldrh	r3, [r3, r2]
 8004988:	187a      	adds	r2, r7, r1
 800498a:	8812      	ldrh	r2, [r2, #0]
 800498c:	429a      	cmp	r2, r3
 800498e:	d300      	bcc.n	8004992 <HAL_UART_IRQHandler+0x30a>
 8004990:	e136      	b.n	8004c00 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	187a      	adds	r2, r7, r1
 8004996:	215a      	movs	r1, #90	; 0x5a
 8004998:	8812      	ldrh	r2, [r2, #0]
 800499a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	d06f      	beq.n	8004a86 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049a6:	f3ef 8310 	mrs	r3, PRIMASK
 80049aa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80049ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049ae:	67bb      	str	r3, [r7, #120]	; 0x78
 80049b0:	2301      	movs	r3, #1
 80049b2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b6:	f383 8810 	msr	PRIMASK, r3
}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4992      	ldr	r1, [pc, #584]	; (8004c10 <HAL_UART_IRQHandler+0x588>)
 80049c8:	400a      	ands	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049ce:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049d2:	f383 8810 	msr	PRIMASK, r3
}
 80049d6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049d8:	f3ef 8310 	mrs	r3, PRIMASK
 80049dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80049de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e0:	677b      	str	r3, [r7, #116]	; 0x74
 80049e2:	2301      	movs	r3, #1
 80049e4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049e8:	f383 8810 	msr	PRIMASK, r3
}
 80049ec:	46c0      	nop			; (mov r8, r8)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689a      	ldr	r2, [r3, #8]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2101      	movs	r1, #1
 80049fa:	438a      	bics	r2, r1
 80049fc:	609a      	str	r2, [r3, #8]
 80049fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a00:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a04:	f383 8810 	msr	PRIMASK, r3
}
 8004a08:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a0a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a0e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004a10:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a12:	673b      	str	r3, [r7, #112]	; 0x70
 8004a14:	2301      	movs	r3, #1
 8004a16:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a1a:	f383 8810 	msr	PRIMASK, r3
}
 8004a1e:	46c0      	nop			; (mov r8, r8)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2140      	movs	r1, #64	; 0x40
 8004a2c:	438a      	bics	r2, r1
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a32:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a36:	f383 8810 	msr	PRIMASK, r3
}
 8004a3a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2280      	movs	r2, #128	; 0x80
 8004a40:	2120      	movs	r1, #32
 8004a42:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a4e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004a50:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a54:	2301      	movs	r3, #1
 8004a56:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a5a:	f383 8810 	msr	PRIMASK, r3
}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2110      	movs	r1, #16
 8004a6c:	438a      	bics	r2, r1
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a72:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a76:	f383 8810 	msr	PRIMASK, r3
}
 8004a7a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a80:	0018      	movs	r0, r3
 8004a82:	f7fc fbdb 	bl	800123c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2202      	movs	r2, #2
 8004a8a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2258      	movs	r2, #88	; 0x58
 8004a90:	5a9a      	ldrh	r2, [r3, r2]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	215a      	movs	r1, #90	; 0x5a
 8004a96:	5a5b      	ldrh	r3, [r3, r1]
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	0011      	movs	r1, r2
 8004aa2:	0018      	movs	r0, r3
 8004aa4:	f000 f8c0 	bl	8004c28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004aa8:	e0aa      	b.n	8004c00 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2258      	movs	r2, #88	; 0x58
 8004aae:	5a99      	ldrh	r1, [r3, r2]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	225a      	movs	r2, #90	; 0x5a
 8004ab4:	5a9b      	ldrh	r3, [r3, r2]
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	208e      	movs	r0, #142	; 0x8e
 8004aba:	183b      	adds	r3, r7, r0
 8004abc:	1a8a      	subs	r2, r1, r2
 8004abe:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	225a      	movs	r2, #90	; 0x5a
 8004ac4:	5a9b      	ldrh	r3, [r3, r2]
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d100      	bne.n	8004ace <HAL_UART_IRQHandler+0x446>
 8004acc:	e09a      	b.n	8004c04 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8004ace:	183b      	adds	r3, r7, r0
 8004ad0:	881b      	ldrh	r3, [r3, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d100      	bne.n	8004ad8 <HAL_UART_IRQHandler+0x450>
 8004ad6:	e095      	b.n	8004c04 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8004adc:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ade:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae0:	2488      	movs	r4, #136	; 0x88
 8004ae2:	193a      	adds	r2, r7, r4
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f383 8810 	msr	PRIMASK, r3
}
 8004af0:	46c0      	nop			; (mov r8, r8)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4945      	ldr	r1, [pc, #276]	; (8004c14 <HAL_UART_IRQHandler+0x58c>)
 8004afe:	400a      	ands	r2, r1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	193b      	adds	r3, r7, r4
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f383 8810 	msr	PRIMASK, r3
}
 8004b0e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b10:	f3ef 8310 	mrs	r3, PRIMASK
 8004b14:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b16:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b18:	2484      	movs	r4, #132	; 0x84
 8004b1a:	193a      	adds	r2, r7, r4
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	2301      	movs	r3, #1
 8004b20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	f383 8810 	msr	PRIMASK, r3
}
 8004b28:	46c0      	nop			; (mov r8, r8)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2101      	movs	r1, #1
 8004b36:	438a      	bics	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]
 8004b3a:	193b      	adds	r3, r7, r4
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	f383 8810 	msr	PRIMASK, r3
}
 8004b46:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2280      	movs	r2, #128	; 0x80
 8004b4c:	2120      	movs	r1, #32
 8004b4e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b5c:	f3ef 8310 	mrs	r3, PRIMASK
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b64:	2480      	movs	r4, #128	; 0x80
 8004b66:	193a      	adds	r2, r7, r4
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b70:	f383 8810 	msr	PRIMASK, r3
}
 8004b74:	46c0      	nop			; (mov r8, r8)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2110      	movs	r1, #16
 8004b82:	438a      	bics	r2, r1
 8004b84:	601a      	str	r2, [r3, #0]
 8004b86:	193b      	adds	r3, r7, r4
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2202      	movs	r2, #2
 8004b98:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b9a:	183b      	adds	r3, r7, r0
 8004b9c:	881a      	ldrh	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	0011      	movs	r1, r2
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f000 f840 	bl	8004c28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ba8:	e02c      	b.n	8004c04 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004baa:	23a4      	movs	r3, #164	; 0xa4
 8004bac:	18fb      	adds	r3, r7, r3
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2280      	movs	r2, #128	; 0x80
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	d00f      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004bb6:	23a0      	movs	r3, #160	; 0xa0
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2280      	movs	r2, #128	; 0x80
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	d009      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d01e      	beq.n	8004c08 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	0010      	movs	r0, r2
 8004bd2:	4798      	blx	r3
    }
    return;
 8004bd4:	e018      	b.n	8004c08 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bd6:	23a4      	movs	r3, #164	; 0xa4
 8004bd8:	18fb      	adds	r3, r7, r3
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2240      	movs	r2, #64	; 0x40
 8004bde:	4013      	ands	r3, r2
 8004be0:	d013      	beq.n	8004c0a <HAL_UART_IRQHandler+0x582>
 8004be2:	23a0      	movs	r3, #160	; 0xa0
 8004be4:	18fb      	adds	r3, r7, r3
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2240      	movs	r2, #64	; 0x40
 8004bea:	4013      	ands	r3, r2
 8004bec:	d00d      	beq.n	8004c0a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f000 fba6 	bl	8005342 <UART_EndTransmit_IT>
    return;
 8004bf6:	e008      	b.n	8004c0a <HAL_UART_IRQHandler+0x582>
      return;
 8004bf8:	46c0      	nop			; (mov r8, r8)
 8004bfa:	e006      	b.n	8004c0a <HAL_UART_IRQHandler+0x582>
    return;
 8004bfc:	46c0      	nop			; (mov r8, r8)
 8004bfe:	e004      	b.n	8004c0a <HAL_UART_IRQHandler+0x582>
      return;
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	e002      	b.n	8004c0a <HAL_UART_IRQHandler+0x582>
      return;
 8004c04:	46c0      	nop			; (mov r8, r8)
 8004c06:	e000      	b.n	8004c0a <HAL_UART_IRQHandler+0x582>
    return;
 8004c08:	46c0      	nop			; (mov r8, r8)
  }

}
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	b02b      	add	sp, #172	; 0xac
 8004c0e:	bd90      	pop	{r4, r7, pc}
 8004c10:	fffffeff 	.word	0xfffffeff
 8004c14:	fffffedf 	.word	0xfffffedf

08004c18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c20:	46c0      	nop			; (mov r8, r8)
 8004c22:	46bd      	mov	sp, r7
 8004c24:	b002      	add	sp, #8
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	000a      	movs	r2, r1
 8004c32:	1cbb      	adds	r3, r7, #2
 8004c34:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c36:	46c0      	nop			; (mov r8, r8)
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	b002      	add	sp, #8
 8004c3c:	bd80      	pop	{r7, pc}
	...

08004c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c48:	231e      	movs	r3, #30
 8004c4a:	18fb      	adds	r3, r7, r3
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a8d      	ldr	r2, [pc, #564]	; (8004ea4 <UART_SetConfig+0x264>)
 8004c70:	4013      	ands	r3, r2
 8004c72:	0019      	movs	r1, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4a88      	ldr	r2, [pc, #544]	; (8004ea8 <UART_SetConfig+0x268>)
 8004c86:	4013      	ands	r3, r2
 8004c88:	0019      	movs	r1, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a1b      	ldr	r3, [r3, #32]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	4a7f      	ldr	r2, [pc, #508]	; (8004eac <UART_SetConfig+0x26c>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	0019      	movs	r1, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a7b      	ldr	r2, [pc, #492]	; (8004eb0 <UART_SetConfig+0x270>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d127      	bne.n	8004d16 <UART_SetConfig+0xd6>
 8004cc6:	4b7b      	ldr	r3, [pc, #492]	; (8004eb4 <UART_SetConfig+0x274>)
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cca:	2203      	movs	r2, #3
 8004ccc:	4013      	ands	r3, r2
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d00d      	beq.n	8004cee <UART_SetConfig+0xae>
 8004cd2:	d81b      	bhi.n	8004d0c <UART_SetConfig+0xcc>
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d014      	beq.n	8004d02 <UART_SetConfig+0xc2>
 8004cd8:	d818      	bhi.n	8004d0c <UART_SetConfig+0xcc>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <UART_SetConfig+0xa4>
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d00a      	beq.n	8004cf8 <UART_SetConfig+0xb8>
 8004ce2:	e013      	b.n	8004d0c <UART_SetConfig+0xcc>
 8004ce4:	231f      	movs	r3, #31
 8004ce6:	18fb      	adds	r3, r7, r3
 8004ce8:	2200      	movs	r2, #0
 8004cea:	701a      	strb	r2, [r3, #0]
 8004cec:	e021      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004cee:	231f      	movs	r3, #31
 8004cf0:	18fb      	adds	r3, r7, r3
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	e01c      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004cf8:	231f      	movs	r3, #31
 8004cfa:	18fb      	adds	r3, r7, r3
 8004cfc:	2204      	movs	r2, #4
 8004cfe:	701a      	strb	r2, [r3, #0]
 8004d00:	e017      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004d02:	231f      	movs	r3, #31
 8004d04:	18fb      	adds	r3, r7, r3
 8004d06:	2208      	movs	r2, #8
 8004d08:	701a      	strb	r2, [r3, #0]
 8004d0a:	e012      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004d0c:	231f      	movs	r3, #31
 8004d0e:	18fb      	adds	r3, r7, r3
 8004d10:	2210      	movs	r2, #16
 8004d12:	701a      	strb	r2, [r3, #0]
 8004d14:	e00d      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a67      	ldr	r2, [pc, #412]	; (8004eb8 <UART_SetConfig+0x278>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d104      	bne.n	8004d2a <UART_SetConfig+0xea>
 8004d20:	231f      	movs	r3, #31
 8004d22:	18fb      	adds	r3, r7, r3
 8004d24:	2200      	movs	r2, #0
 8004d26:	701a      	strb	r2, [r3, #0]
 8004d28:	e003      	b.n	8004d32 <UART_SetConfig+0xf2>
 8004d2a:	231f      	movs	r3, #31
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	2210      	movs	r2, #16
 8004d30:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69da      	ldr	r2, [r3, #28]
 8004d36:	2380      	movs	r3, #128	; 0x80
 8004d38:	021b      	lsls	r3, r3, #8
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d15c      	bne.n	8004df8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004d3e:	231f      	movs	r3, #31
 8004d40:	18fb      	adds	r3, r7, r3
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d015      	beq.n	8004d74 <UART_SetConfig+0x134>
 8004d48:	dc18      	bgt.n	8004d7c <UART_SetConfig+0x13c>
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d00d      	beq.n	8004d6a <UART_SetConfig+0x12a>
 8004d4e:	dc15      	bgt.n	8004d7c <UART_SetConfig+0x13c>
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d002      	beq.n	8004d5a <UART_SetConfig+0x11a>
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d005      	beq.n	8004d64 <UART_SetConfig+0x124>
 8004d58:	e010      	b.n	8004d7c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d5a:	f7ff f8d7 	bl	8003f0c <HAL_RCC_GetPCLK1Freq>
 8004d5e:	0003      	movs	r3, r0
 8004d60:	61bb      	str	r3, [r7, #24]
        break;
 8004d62:	e012      	b.n	8004d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d64:	4b55      	ldr	r3, [pc, #340]	; (8004ebc <UART_SetConfig+0x27c>)
 8004d66:	61bb      	str	r3, [r7, #24]
        break;
 8004d68:	e00f      	b.n	8004d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d6a:	f7ff f86f 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004d6e:	0003      	movs	r3, r0
 8004d70:	61bb      	str	r3, [r7, #24]
        break;
 8004d72:	e00a      	b.n	8004d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d74:	2380      	movs	r3, #128	; 0x80
 8004d76:	021b      	lsls	r3, r3, #8
 8004d78:	61bb      	str	r3, [r7, #24]
        break;
 8004d7a:	e006      	b.n	8004d8a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d80:	231e      	movs	r3, #30
 8004d82:	18fb      	adds	r3, r7, r3
 8004d84:	2201      	movs	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]
        break;
 8004d88:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d100      	bne.n	8004d92 <UART_SetConfig+0x152>
 8004d90:	e07a      	b.n	8004e88 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	005a      	lsls	r2, r3, #1
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	085b      	lsrs	r3, r3, #1
 8004d9c:	18d2      	adds	r2, r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	0019      	movs	r1, r3
 8004da4:	0010      	movs	r0, r2
 8004da6:	f7fb f9af 	bl	8000108 <__udivsi3>
 8004daa:	0003      	movs	r3, r0
 8004dac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	2b0f      	cmp	r3, #15
 8004db2:	d91c      	bls.n	8004dee <UART_SetConfig+0x1ae>
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	2380      	movs	r3, #128	; 0x80
 8004db8:	025b      	lsls	r3, r3, #9
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d217      	bcs.n	8004dee <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	200e      	movs	r0, #14
 8004dc4:	183b      	adds	r3, r7, r0
 8004dc6:	210f      	movs	r1, #15
 8004dc8:	438a      	bics	r2, r1
 8004dca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	2207      	movs	r2, #7
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	b299      	uxth	r1, r3
 8004dd8:	183b      	adds	r3, r7, r0
 8004dda:	183a      	adds	r2, r7, r0
 8004ddc:	8812      	ldrh	r2, [r2, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	183a      	adds	r2, r7, r0
 8004de8:	8812      	ldrh	r2, [r2, #0]
 8004dea:	60da      	str	r2, [r3, #12]
 8004dec:	e04c      	b.n	8004e88 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004dee:	231e      	movs	r3, #30
 8004df0:	18fb      	adds	r3, r7, r3
 8004df2:	2201      	movs	r2, #1
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	e047      	b.n	8004e88 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004df8:	231f      	movs	r3, #31
 8004dfa:	18fb      	adds	r3, r7, r3
 8004dfc:	781b      	ldrb	r3, [r3, #0]
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d015      	beq.n	8004e2e <UART_SetConfig+0x1ee>
 8004e02:	dc18      	bgt.n	8004e36 <UART_SetConfig+0x1f6>
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d00d      	beq.n	8004e24 <UART_SetConfig+0x1e4>
 8004e08:	dc15      	bgt.n	8004e36 <UART_SetConfig+0x1f6>
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <UART_SetConfig+0x1d4>
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d005      	beq.n	8004e1e <UART_SetConfig+0x1de>
 8004e12:	e010      	b.n	8004e36 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e14:	f7ff f87a 	bl	8003f0c <HAL_RCC_GetPCLK1Freq>
 8004e18:	0003      	movs	r3, r0
 8004e1a:	61bb      	str	r3, [r7, #24]
        break;
 8004e1c:	e012      	b.n	8004e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e1e:	4b27      	ldr	r3, [pc, #156]	; (8004ebc <UART_SetConfig+0x27c>)
 8004e20:	61bb      	str	r3, [r7, #24]
        break;
 8004e22:	e00f      	b.n	8004e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e24:	f7ff f812 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8004e28:	0003      	movs	r3, r0
 8004e2a:	61bb      	str	r3, [r7, #24]
        break;
 8004e2c:	e00a      	b.n	8004e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e2e:	2380      	movs	r3, #128	; 0x80
 8004e30:	021b      	lsls	r3, r3, #8
 8004e32:	61bb      	str	r3, [r7, #24]
        break;
 8004e34:	e006      	b.n	8004e44 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e3a:	231e      	movs	r3, #30
 8004e3c:	18fb      	adds	r3, r7, r3
 8004e3e:	2201      	movs	r2, #1
 8004e40:	701a      	strb	r2, [r3, #0]
        break;
 8004e42:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d01e      	beq.n	8004e88 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	085a      	lsrs	r2, r3, #1
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	18d2      	adds	r2, r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	0019      	movs	r1, r3
 8004e5a:	0010      	movs	r0, r2
 8004e5c:	f7fb f954 	bl	8000108 <__udivsi3>
 8004e60:	0003      	movs	r3, r0
 8004e62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	2b0f      	cmp	r3, #15
 8004e68:	d90a      	bls.n	8004e80 <UART_SetConfig+0x240>
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	2380      	movs	r3, #128	; 0x80
 8004e6e:	025b      	lsls	r3, r3, #9
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d205      	bcs.n	8004e80 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	60da      	str	r2, [r3, #12]
 8004e7e:	e003      	b.n	8004e88 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004e80:	231e      	movs	r3, #30
 8004e82:	18fb      	adds	r3, r7, r3
 8004e84:	2201      	movs	r2, #1
 8004e86:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004e94:	231e      	movs	r3, #30
 8004e96:	18fb      	adds	r3, r7, r3
 8004e98:	781b      	ldrb	r3, [r3, #0]
}
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b008      	add	sp, #32
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	46c0      	nop			; (mov r8, r8)
 8004ea4:	ffff69f3 	.word	0xffff69f3
 8004ea8:	ffffcfff 	.word	0xffffcfff
 8004eac:	fffff4ff 	.word	0xfffff4ff
 8004eb0:	40013800 	.word	0x40013800
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	40004400 	.word	0x40004400
 8004ebc:	007a1200 	.word	0x007a1200

08004ec0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	2201      	movs	r2, #1
 8004ece:	4013      	ands	r3, r2
 8004ed0:	d00b      	beq.n	8004eea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	4a4a      	ldr	r2, [pc, #296]	; (8005004 <UART_AdvFeatureConfig+0x144>)
 8004eda:	4013      	ands	r3, r2
 8004edc:	0019      	movs	r1, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	2202      	movs	r2, #2
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	d00b      	beq.n	8004f0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	4a43      	ldr	r2, [pc, #268]	; (8005008 <UART_AdvFeatureConfig+0x148>)
 8004efc:	4013      	ands	r3, r2
 8004efe:	0019      	movs	r1, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	2204      	movs	r2, #4
 8004f12:	4013      	ands	r3, r2
 8004f14:	d00b      	beq.n	8004f2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	4a3b      	ldr	r2, [pc, #236]	; (800500c <UART_AdvFeatureConfig+0x14c>)
 8004f1e:	4013      	ands	r3, r2
 8004f20:	0019      	movs	r1, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	2208      	movs	r2, #8
 8004f34:	4013      	ands	r3, r2
 8004f36:	d00b      	beq.n	8004f50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4a34      	ldr	r2, [pc, #208]	; (8005010 <UART_AdvFeatureConfig+0x150>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	0019      	movs	r1, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	2210      	movs	r2, #16
 8004f56:	4013      	ands	r3, r2
 8004f58:	d00b      	beq.n	8004f72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	4a2c      	ldr	r2, [pc, #176]	; (8005014 <UART_AdvFeatureConfig+0x154>)
 8004f62:	4013      	ands	r3, r2
 8004f64:	0019      	movs	r1, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	2220      	movs	r2, #32
 8004f78:	4013      	ands	r3, r2
 8004f7a:	d00b      	beq.n	8004f94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	4a25      	ldr	r2, [pc, #148]	; (8005018 <UART_AdvFeatureConfig+0x158>)
 8004f84:	4013      	ands	r3, r2
 8004f86:	0019      	movs	r1, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	2240      	movs	r2, #64	; 0x40
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	d01d      	beq.n	8004fda <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	4a1d      	ldr	r2, [pc, #116]	; (800501c <UART_AdvFeatureConfig+0x15c>)
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	0019      	movs	r1, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fba:	2380      	movs	r3, #128	; 0x80
 8004fbc:	035b      	lsls	r3, r3, #13
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d10b      	bne.n	8004fda <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	4a15      	ldr	r2, [pc, #84]	; (8005020 <UART_AdvFeatureConfig+0x160>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	0019      	movs	r1, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	2280      	movs	r2, #128	; 0x80
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	d00b      	beq.n	8004ffc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	4a0e      	ldr	r2, [pc, #56]	; (8005024 <UART_AdvFeatureConfig+0x164>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	605a      	str	r2, [r3, #4]
  }
}
 8004ffc:	46c0      	nop			; (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b002      	add	sp, #8
 8005002:	bd80      	pop	{r7, pc}
 8005004:	fffdffff 	.word	0xfffdffff
 8005008:	fffeffff 	.word	0xfffeffff
 800500c:	fffbffff 	.word	0xfffbffff
 8005010:	ffff7fff 	.word	0xffff7fff
 8005014:	ffffefff 	.word	0xffffefff
 8005018:	ffffdfff 	.word	0xffffdfff
 800501c:	ffefffff 	.word	0xffefffff
 8005020:	ff9fffff 	.word	0xff9fffff
 8005024:	fff7ffff 	.word	0xfff7ffff

08005028 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b092      	sub	sp, #72	; 0x48
 800502c:	af02      	add	r7, sp, #8
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2284      	movs	r2, #132	; 0x84
 8005034:	2100      	movs	r1, #0
 8005036:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005038:	f7fb ff46 	bl	8000ec8 <HAL_GetTick>
 800503c:	0003      	movs	r3, r0
 800503e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2208      	movs	r2, #8
 8005048:	4013      	ands	r3, r2
 800504a:	2b08      	cmp	r3, #8
 800504c:	d12c      	bne.n	80050a8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800504e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005050:	2280      	movs	r2, #128	; 0x80
 8005052:	0391      	lsls	r1, r2, #14
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	4a46      	ldr	r2, [pc, #280]	; (8005170 <UART_CheckIdleState+0x148>)
 8005058:	9200      	str	r2, [sp, #0]
 800505a:	2200      	movs	r2, #0
 800505c:	f000 f88c 	bl	8005178 <UART_WaitOnFlagUntilTimeout>
 8005060:	1e03      	subs	r3, r0, #0
 8005062:	d021      	beq.n	80050a8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005064:	f3ef 8310 	mrs	r3, PRIMASK
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800506a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800506c:	63bb      	str	r3, [r7, #56]	; 0x38
 800506e:	2301      	movs	r3, #1
 8005070:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005074:	f383 8810 	msr	PRIMASK, r3
}
 8005078:	46c0      	nop			; (mov r8, r8)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2180      	movs	r1, #128	; 0x80
 8005086:	438a      	bics	r2, r1
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800508c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800508e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005090:	f383 8810 	msr	PRIMASK, r3
}
 8005094:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2220      	movs	r2, #32
 800509a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2278      	movs	r2, #120	; 0x78
 80050a0:	2100      	movs	r1, #0
 80050a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e05f      	b.n	8005168 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2204      	movs	r2, #4
 80050b0:	4013      	ands	r3, r2
 80050b2:	2b04      	cmp	r3, #4
 80050b4:	d146      	bne.n	8005144 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b8:	2280      	movs	r2, #128	; 0x80
 80050ba:	03d1      	lsls	r1, r2, #15
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	4a2c      	ldr	r2, [pc, #176]	; (8005170 <UART_CheckIdleState+0x148>)
 80050c0:	9200      	str	r2, [sp, #0]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f000 f858 	bl	8005178 <UART_WaitOnFlagUntilTimeout>
 80050c8:	1e03      	subs	r3, r0, #0
 80050ca:	d03b      	beq.n	8005144 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050cc:	f3ef 8310 	mrs	r3, PRIMASK
 80050d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80050d2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050d4:	637b      	str	r3, [r7, #52]	; 0x34
 80050d6:	2301      	movs	r3, #1
 80050d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f383 8810 	msr	PRIMASK, r3
}
 80050e0:	46c0      	nop			; (mov r8, r8)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4921      	ldr	r1, [pc, #132]	; (8005174 <UART_CheckIdleState+0x14c>)
 80050ee:	400a      	ands	r2, r1
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f383 8810 	msr	PRIMASK, r3
}
 80050fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050fe:	f3ef 8310 	mrs	r3, PRIMASK
 8005102:	61bb      	str	r3, [r7, #24]
  return(result);
 8005104:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005106:	633b      	str	r3, [r7, #48]	; 0x30
 8005108:	2301      	movs	r3, #1
 800510a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f383 8810 	msr	PRIMASK, r3
}
 8005112:	46c0      	nop			; (mov r8, r8)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689a      	ldr	r2, [r3, #8]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2101      	movs	r1, #1
 8005120:	438a      	bics	r2, r1
 8005122:	609a      	str	r2, [r3, #8]
 8005124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005126:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	f383 8810 	msr	PRIMASK, r3
}
 800512e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2280      	movs	r2, #128	; 0x80
 8005134:	2120      	movs	r1, #32
 8005136:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2278      	movs	r2, #120	; 0x78
 800513c:	2100      	movs	r1, #0
 800513e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e011      	b.n	8005168 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2280      	movs	r2, #128	; 0x80
 800514e:	2120      	movs	r1, #32
 8005150:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2278      	movs	r2, #120	; 0x78
 8005162:	2100      	movs	r1, #0
 8005164:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	0018      	movs	r0, r3
 800516a:	46bd      	mov	sp, r7
 800516c:	b010      	add	sp, #64	; 0x40
 800516e:	bd80      	pop	{r7, pc}
 8005170:	01ffffff 	.word	0x01ffffff
 8005174:	fffffedf 	.word	0xfffffedf

08005178 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	1dfb      	adds	r3, r7, #7
 8005186:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005188:	e04b      	b.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	3301      	adds	r3, #1
 800518e:	d048      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005190:	f7fb fe9a 	bl	8000ec8 <HAL_GetTick>
 8005194:	0002      	movs	r2, r0
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	429a      	cmp	r2, r3
 800519e:	d302      	bcc.n	80051a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e04b      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2204      	movs	r2, #4
 80051b2:	4013      	ands	r3, r2
 80051b4:	d035      	beq.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	69db      	ldr	r3, [r3, #28]
 80051bc:	2208      	movs	r2, #8
 80051be:	4013      	ands	r3, r2
 80051c0:	2b08      	cmp	r3, #8
 80051c2:	d111      	bne.n	80051e8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2208      	movs	r2, #8
 80051ca:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	0018      	movs	r0, r3
 80051d0:	f000 f83c 	bl	800524c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2284      	movs	r2, #132	; 0x84
 80051d8:	2108      	movs	r1, #8
 80051da:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2278      	movs	r2, #120	; 0x78
 80051e0:	2100      	movs	r1, #0
 80051e2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e02c      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	69da      	ldr	r2, [r3, #28]
 80051ee:	2380      	movs	r3, #128	; 0x80
 80051f0:	011b      	lsls	r3, r3, #4
 80051f2:	401a      	ands	r2, r3
 80051f4:	2380      	movs	r3, #128	; 0x80
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d112      	bne.n	8005222 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2280      	movs	r2, #128	; 0x80
 8005202:	0112      	lsls	r2, r2, #4
 8005204:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	0018      	movs	r0, r3
 800520a:	f000 f81f 	bl	800524c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2284      	movs	r2, #132	; 0x84
 8005212:	2120      	movs	r1, #32
 8005214:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2278      	movs	r2, #120	; 0x78
 800521a:	2100      	movs	r1, #0
 800521c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e00f      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	4013      	ands	r3, r2
 800522c:	68ba      	ldr	r2, [r7, #8]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	425a      	negs	r2, r3
 8005232:	4153      	adcs	r3, r2
 8005234:	b2db      	uxtb	r3, r3
 8005236:	001a      	movs	r2, r3
 8005238:	1dfb      	adds	r3, r7, #7
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	429a      	cmp	r2, r3
 800523e:	d0a4      	beq.n	800518a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	0018      	movs	r0, r3
 8005244:	46bd      	mov	sp, r7
 8005246:	b004      	add	sp, #16
 8005248:	bd80      	pop	{r7, pc}
	...

0800524c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08e      	sub	sp, #56	; 0x38
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005254:	f3ef 8310 	mrs	r3, PRIMASK
 8005258:	617b      	str	r3, [r7, #20]
  return(result);
 800525a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800525c:	637b      	str	r3, [r7, #52]	; 0x34
 800525e:	2301      	movs	r3, #1
 8005260:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	f383 8810 	msr	PRIMASK, r3
}
 8005268:	46c0      	nop			; (mov r8, r8)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4926      	ldr	r1, [pc, #152]	; (8005310 <UART_EndRxTransfer+0xc4>)
 8005276:	400a      	ands	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800527c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	f383 8810 	msr	PRIMASK, r3
}
 8005284:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005286:	f3ef 8310 	mrs	r3, PRIMASK
 800528a:	623b      	str	r3, [r7, #32]
  return(result);
 800528c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800528e:	633b      	str	r3, [r7, #48]	; 0x30
 8005290:	2301      	movs	r3, #1
 8005292:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005296:	f383 8810 	msr	PRIMASK, r3
}
 800529a:	46c0      	nop			; (mov r8, r8)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2101      	movs	r1, #1
 80052a8:	438a      	bics	r2, r1
 80052aa:	609a      	str	r2, [r3, #8]
 80052ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b2:	f383 8810 	msr	PRIMASK, r3
}
 80052b6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d118      	bne.n	80052f2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052c0:	f3ef 8310 	mrs	r3, PRIMASK
 80052c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80052c6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052ca:	2301      	movs	r3, #1
 80052cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f383 8810 	msr	PRIMASK, r3
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2110      	movs	r1, #16
 80052e2:	438a      	bics	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f383 8810 	msr	PRIMASK, r3
}
 80052f0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2280      	movs	r2, #128	; 0x80
 80052f6:	2120      	movs	r1, #32
 80052f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	46bd      	mov	sp, r7
 800530a:	b00e      	add	sp, #56	; 0x38
 800530c:	bd80      	pop	{r7, pc}
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	fffffedf 	.word	0xfffffedf

08005314 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	225a      	movs	r2, #90	; 0x5a
 8005326:	2100      	movs	r1, #0
 8005328:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2252      	movs	r2, #82	; 0x52
 800532e:	2100      	movs	r1, #0
 8005330:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	0018      	movs	r0, r3
 8005336:	f7ff fc6f 	bl	8004c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	46bd      	mov	sp, r7
 800533e:	b004      	add	sp, #16
 8005340:	bd80      	pop	{r7, pc}

08005342 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005342:	b580      	push	{r7, lr}
 8005344:	b086      	sub	sp, #24
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800534a:	f3ef 8310 	mrs	r3, PRIMASK
 800534e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005350:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	2301      	movs	r3, #1
 8005356:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f383 8810 	msr	PRIMASK, r3
}
 800535e:	46c0      	nop			; (mov r8, r8)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2140      	movs	r1, #64	; 0x40
 800536c:	438a      	bics	r2, r1
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	f383 8810 	msr	PRIMASK, r3
}
 800537a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	0018      	movs	r0, r3
 800538c:	f7fb fb4a 	bl	8000a24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005390:	46c0      	nop			; (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b006      	add	sp, #24
 8005396:	bd80      	pop	{r7, pc}

08005398 <__libc_init_array>:
 8005398:	b570      	push	{r4, r5, r6, lr}
 800539a:	2600      	movs	r6, #0
 800539c:	4d0c      	ldr	r5, [pc, #48]	; (80053d0 <__libc_init_array+0x38>)
 800539e:	4c0d      	ldr	r4, [pc, #52]	; (80053d4 <__libc_init_array+0x3c>)
 80053a0:	1b64      	subs	r4, r4, r5
 80053a2:	10a4      	asrs	r4, r4, #2
 80053a4:	42a6      	cmp	r6, r4
 80053a6:	d109      	bne.n	80053bc <__libc_init_array+0x24>
 80053a8:	2600      	movs	r6, #0
 80053aa:	f000 f821 	bl	80053f0 <_init>
 80053ae:	4d0a      	ldr	r5, [pc, #40]	; (80053d8 <__libc_init_array+0x40>)
 80053b0:	4c0a      	ldr	r4, [pc, #40]	; (80053dc <__libc_init_array+0x44>)
 80053b2:	1b64      	subs	r4, r4, r5
 80053b4:	10a4      	asrs	r4, r4, #2
 80053b6:	42a6      	cmp	r6, r4
 80053b8:	d105      	bne.n	80053c6 <__libc_init_array+0x2e>
 80053ba:	bd70      	pop	{r4, r5, r6, pc}
 80053bc:	00b3      	lsls	r3, r6, #2
 80053be:	58eb      	ldr	r3, [r5, r3]
 80053c0:	4798      	blx	r3
 80053c2:	3601      	adds	r6, #1
 80053c4:	e7ee      	b.n	80053a4 <__libc_init_array+0xc>
 80053c6:	00b3      	lsls	r3, r6, #2
 80053c8:	58eb      	ldr	r3, [r5, r3]
 80053ca:	4798      	blx	r3
 80053cc:	3601      	adds	r6, #1
 80053ce:	e7f2      	b.n	80053b6 <__libc_init_array+0x1e>
 80053d0:	0800548c 	.word	0x0800548c
 80053d4:	0800548c 	.word	0x0800548c
 80053d8:	0800548c 	.word	0x0800548c
 80053dc:	08005490 	.word	0x08005490

080053e0 <memset>:
 80053e0:	0003      	movs	r3, r0
 80053e2:	1882      	adds	r2, r0, r2
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d100      	bne.n	80053ea <memset+0xa>
 80053e8:	4770      	bx	lr
 80053ea:	7019      	strb	r1, [r3, #0]
 80053ec:	3301      	adds	r3, #1
 80053ee:	e7f9      	b.n	80053e4 <memset+0x4>

080053f0 <_init>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f6:	bc08      	pop	{r3}
 80053f8:	469e      	mov	lr, r3
 80053fa:	4770      	bx	lr

080053fc <_fini>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005402:	bc08      	pop	{r3}
 8005404:	469e      	mov	lr, r3
 8005406:	4770      	bx	lr
