

================================================================
== Synthesis Summary Report of 'axi_interfaces'
================================================================
+ General Information: 
    * Date:           Tue Oct 11 20:06:44 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        axi_interfaces_prj
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ axi_interfaces  |     -|  3.16|        5|  50.000|         -|        6|     -|        no|     -|   -|  563 (~0%)|  882 (1%)|    -|
    | o For_Loop       |     -|  7.30|        4|  40.000|         2|        1|     4|       yes|     -|   -|          -|         -|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| d_i_0     | both          | 16    | 1      | 1      |
| d_i_1     | both          | 16    | 1      | 1      |
| d_i_2     | both          | 16    | 1      | 1      |
| d_i_3     | both          | 16    | 1      | 1      |
| d_i_4     | both          | 16    | 1      | 1      |
| d_i_5     | both          | 16    | 1      | 1      |
| d_i_6     | both          | 16    | 1      | 1      |
| d_i_7     | both          | 16    | 1      | 1      |
| d_o_0     | both          | 16    | 1      | 1      |
| d_o_1     | both          | 16    | 1      | 1      |
| d_o_2     | both          | 16    | 1      | 1      |
| d_o_3     | both          | 16    | 1      | 1      |
| d_o_4     | both          | 16    | 1      | 1      |
| d_o_5     | both          | 16    | 1      | 1      |
| d_o_6     | both          | 16    | 1      | 1      |
| d_o_7     | both          | 16    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| d_o      | out       | short*   |
| d_i      | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| d_o      | d_o_0        | interface |
| d_o      | d_o_1        | interface |
| d_o      | d_o_2        | interface |
| d_o      | d_o_3        | interface |
| d_o      | d_o_4        | interface |
| d_o      | d_o_5        | interface |
| d_o      | d_o_6        | interface |
| d_o      | d_o_7        | interface |
| d_i      | d_i_0        | interface |
| d_i      | d_i_1        | interface |
| d_i      | d_i_2        | interface |
| d_i      | d_i_3        | interface |
| d_i      | d_i_4        | interface |
| d_i      | d_i_5        | interface |
| d_i      | d_i_6        | interface |
| d_i      | d_i_7        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+------------+-----+--------+---------+
| Name                       | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------+-----+--------+------------+-----+--------+---------+
| + axi_interfaces           | 0   |        |            |     |        |         |
|   add_ln66_fu_478_p2       | -   |        | add_ln66   | add | fabric | 0       |
|   d_o_0_TDATA_int_regslice | -   |        | add_ln67   | add | fabric | 0       |
|   add_ln66_1_fu_499_p2     | -   |        | add_ln66_1 | add | fabric | 0       |
|   d_o_1_TDATA_int_regslice | -   |        | add_ln67_1 | add | fabric | 0       |
|   add_ln66_2_fu_520_p2     | -   |        | add_ln66_2 | add | fabric | 0       |
|   d_o_2_TDATA_int_regslice | -   |        | add_ln67_2 | add | fabric | 0       |
|   add_ln66_3_fu_541_p2     | -   |        | add_ln66_3 | add | fabric | 0       |
|   d_o_3_TDATA_int_regslice | -   |        | add_ln67_3 | add | fabric | 0       |
|   add_ln66_4_fu_562_p2     | -   |        | add_ln66_4 | add | fabric | 0       |
|   d_o_4_TDATA_int_regslice | -   |        | add_ln67_4 | add | fabric | 0       |
|   add_ln66_5_fu_583_p2     | -   |        | add_ln66_5 | add | fabric | 0       |
|   d_o_5_TDATA_int_regslice | -   |        | add_ln67_5 | add | fabric | 0       |
|   add_ln66_6_fu_604_p2     | -   |        | add_ln66_6 | add | fabric | 0       |
|   d_o_6_TDATA_int_regslice | -   |        | add_ln67_6 | add | fabric | 0       |
|   add_ln66_7_fu_625_p2     | -   |        | add_ln66_7 | add | fabric | 0       |
|   d_o_7_TDATA_int_regslice | -   |        | add_ln67_7 | add | fabric | 0       |
|   i_fu_638_p2              | -   |        | i          | add | fabric | 0       |
+----------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                   | Location                                                                 |
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+
| array_partition | variable=d_i cyclic factor=8 dim=1        | axi_interfaces_prj/solution2/directives.tcl:10 in axi_interfaces, d_i    |
| array_partition | variable=d_o cyclic factor=8 dim=1        | axi_interfaces_prj/solution2/directives.tcl:8 in axi_interfaces, d_o     |
| interface       | axis register register_mode=both port=d_i | axi_interfaces_prj/solution2/directives.tcl:11 in axi_interfaces, d_i    |
| interface       | axis register register_mode=both port=d_o | axi_interfaces_prj/solution2/directives.tcl:9 in axi_interfaces, d_o     |
| interface       | s_axilite port=return                     | axi_interfaces_prj/solution2/directives.tcl:12 in axi_interfaces, return |
| pipeline        | rewind                                    | axi_interfaces_prj/solution2/directives.tcl:7 in axi_interfaces          |
| unroll          | factor=8                                  | axi_interfaces_prj/solution2/directives.tcl:6 in axi_interfaces          |
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+


