

================================================================
== Vivado HLS Report for 'polyvecl_pointwise_a'
================================================================
* Date:           Wed Mar 27 17:22:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8460|  8460|  8460|  8460|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- poly_pointwise_invmontgomery_label2             |  1536|  1536|         6|          -|          -|   256|    no    |
        |- polyvecl_pointwise_acc_invmontgomery_label0     |  6153|  6153|      2051|          -|          -|     3|    no    |
        | + poly_pointwise_invmontgomery_label2            |  1536|  1536|         6|          -|          -|   256|    no    |
        | + polyvecl_pointwise_acc_invmontgomery_label0.2  |   512|   512|         2|          -|          -|   256|    no    |
        |- polyvecl_pointwise_acc_invmontgomery_label1     |   768|   768|         3|          -|          -|   256|    no    |
        +--------------------------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
	8  / (tmp_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / (!exitcond)
	17  / (exitcond)
9 --> 
	10  / (!tmp_i2)
	15  / (tmp_i2)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 
	16  / (!tmp_i3_40)
	8  / (tmp_i3_40)
16 --> 
	15  / true
17 --> 
	18  / (!tmp_s)
18 --> 
	19  / true
19 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%w_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %w_coeffs_offset)"   --->   Operation 20 'read' 'w_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %w_coeffs_offset_read, i8 0)"   --->   Operation 21 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i11 %tmp_42 to i12"   --->   Operation 22 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_43 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %w_coeffs_offset_read, i2 0)"   --->   Operation 23 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i5 %tmp_43 to i6"   --->   Operation 24 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_coeffs = alloca [256 x i32], align 4" [polyvec.c:73]   --->   Operation 25 'alloca' 't_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "br label %1" [poly.c:123->polyvec.c:75]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %0 ], [ %i_20, %2 ]"   --->   Operation 27 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.34ns)   --->   "%tmp_i = icmp eq i9 %i_i, -256" [poly.c:123->polyvec.c:75]   --->   Operation 28 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i_20 = add i9 %i_i, 1" [poly.c:123->polyvec.c:75]   --->   Operation 30 'add' 'i_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %poly_pointwise_invmontgomery.1.exit.preheader, label %2" [poly.c:123->polyvec.c:75]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_37 = zext i9 %i_i to i64" [poly.c:124->polyvec.c:75]   --->   Operation 32 'zext' 'tmp_i_37' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_45 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9(i3 %w_coeffs_offset_read, i1 false, i9 %i_i)" [poly.c:123->polyvec.c:75]   --->   Operation 33 'bitconcatenate' 'tmp_45' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_46 = zext i13 %tmp_45 to i64" [poly.c:124->polyvec.c:75]   --->   Operation 34 'zext' 'tmp_46' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [5120 x i23]* %u_vec_coeffs, i64 0, i64 %tmp_46" [poly.c:124->polyvec.c:75]   --->   Operation 35 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_i_37" [poly.c:124->polyvec.c:75]   --->   Operation 36 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [poly.c:124->polyvec.c:75]   --->   Operation 37 'load' 'u_vec_coeffs_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 38 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:124->polyvec.c:75]   --->   Operation 38 'load' 'v_vec_coeffs_load' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "br label %poly_pointwise_invmontgomery.1.exit" [polyvec.c:77]   --->   Operation 39 'br' <Predicate = (tmp_i)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 40 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [poly.c:124->polyvec.c:75]   --->   Operation 40 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 41 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:124->polyvec.c:75]   --->   Operation 41 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_164_i_cast = zext i23 %u_vec_coeffs_load to i55" [poly.c:124->polyvec.c:75]   --->   Operation 42 'zext' 'tmp_164_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_165_i_cast = zext i32 %v_vec_coeffs_load to i55" [poly.c:124->polyvec.c:75]   --->   Operation 43 'zext' 'tmp_165_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (6.88ns)   --->   "%a_assign = mul i55 %tmp_165_i_cast, %tmp_164_i_cast" [poly.c:124->polyvec.c:75]   --->   Operation 44 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = trunc i55 %a_assign to i32" [reduce.c:19->poly.c:124->polyvec.c:75]   --->   Operation 45 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i9 %i_i to i12" [poly.c:124->polyvec.c:75]   --->   Operation 46 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.76ns)   --->   "%tmp_44 = add i12 %tmp_i_cast, %tmp_45_cast" [poly.c:124->polyvec.c:75]   --->   Operation 47 'add' 'tmp_44' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (6.88ns)   --->   "%t = mul i32 -58728449, %tmp" [reduce.c:19->poly.c:124->polyvec.c:75]   --->   Operation 48 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%t_3_cast = zext i32 %t to i55" [reduce.c:20->poly.c:124->polyvec.c:75]   --->   Operation 49 'zext' 't_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (6.88ns)   --->   "%t_2 = mul i55 8380417, %t_3_cast" [reduce.c:21->poly.c:124->polyvec.c:75]   --->   Operation 50 'mul' 't_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.55>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind" [poly.c:124->polyvec.c:75]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i12 %tmp_44 to i64" [poly.c:124->polyvec.c:75]   --->   Operation 52 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%w_coeffs_addr_1 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_48_cast" [poly.c:124->polyvec.c:75]   --->   Operation 53 'getelementptr' 'w_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%a_assign_cast = zext i55 %a_assign to i56" [poly.c:124->polyvec.c:75]   --->   Operation 54 'zext' 'a_assign_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%t_4_cast_cast = zext i55 %t_2 to i56" [reduce.c:21->poly.c:124->polyvec.c:75]   --->   Operation 55 'zext' 't_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.77ns)   --->   "%t_3 = add i56 %t_4_cast_cast, %a_assign_cast" [reduce.c:22->poly.c:124->polyvec.c:75]   --->   Operation 56 'add' 't_3' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_47 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_3, i32 32, i32 55)" [reduce.c:23->poly.c:124->polyvec.c:75]   --->   Operation 57 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i24 %tmp_47 to i32" [reduce.c:23->poly.c:124->polyvec.c:75]   --->   Operation 58 'zext' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (2.77ns)   --->   "store i32 %tmp_i_i, i32* %w_coeffs_addr_1, align 4" [poly.c:124->polyvec.c:75]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [poly.c:123->polyvec.c:75]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.54>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_3, %poly_add.1.exit ], [ 1, %poly_pointwise_invmontgomery.1.exit.preheader ]"   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.00ns)   --->   "%exitcond = icmp eq i3 %i, -4" [polyvec.c:77]   --->   Operation 62 'icmp' 'exitcond' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 63 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %3" [polyvec.c:77]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @p_str17) nounwind" [polyvec.c:77]   --->   Operation 65 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [poly.c:124->polyvec.c:78]   --->   Operation 66 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (1.54ns)   --->   "%tmp_48 = add i6 %tmp_cast, %tmp_47_cast" [poly.c:124->polyvec.c:78]   --->   Operation 67 'add' 'tmp_48' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_53_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_48, i8 0)" [poly.c:124->polyvec.c:78]   --->   Operation 68 'bitconcatenate' 'tmp_53_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:77]   --->   Operation 69 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i11 %tmp_49 to i12" [poly.c:120->polyvec.c:78]   --->   Operation 70 'zext' 'tmp_55_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.35ns)   --->   "br label %4" [poly.c:123->polyvec.c:78]   --->   Operation 71 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_8 : Operation 72 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:82]   --->   Operation 72 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 9 <SV = 3> <Delay = 4.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%i_i1 = phi i9 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 73 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.34ns)   --->   "%tmp_i2 = icmp eq i9 %i_i1, -256" [poly.c:123->polyvec.c:78]   --->   Operation 74 'icmp' 'tmp_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 75 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.73ns)   --->   "%i_2 = add i9 %i_i1, 1" [poly.c:123->polyvec.c:78]   --->   Operation 76 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %poly_pointwise_invmontgomery.exit.preheader, label %5" [poly.c:123->polyvec.c:78]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_i3_cast1 = zext i9 %i_i1 to i12" [poly.c:124->polyvec.c:78]   --->   Operation 78 'zext' 'tmp_i3_cast1' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i3_cast = zext i9 %i_i1 to i14" [poly.c:124->polyvec.c:78]   --->   Operation 79 'zext' 'tmp_i3_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.80ns)   --->   "%tmp_52 = add i14 %tmp_i3_cast, %tmp_53_cast" [poly.c:124->polyvec.c:78]   --->   Operation 80 'add' 'tmp_52' <Predicate = (!tmp_i2)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i14 %tmp_52 to i64" [poly.c:124->polyvec.c:78]   --->   Operation 81 'zext' 'tmp_59_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr_1 = getelementptr [5120 x i23]* %u_vec_coeffs, i64 0, i64 %tmp_59_cast" [poly.c:124->polyvec.c:78]   --->   Operation 82 'getelementptr' 'u_vec_coeffs_addr_1' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.76ns)   --->   "%tmp_53 = add i12 %tmp_i3_cast1, %tmp_55_cast" [poly.c:124->polyvec.c:78]   --->   Operation 83 'add' 'tmp_53' <Predicate = (!tmp_i2)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i12 %tmp_53 to i64" [poly.c:124->polyvec.c:78]   --->   Operation 84 'zext' 'tmp_60_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_60_cast" [poly.c:124->polyvec.c:78]   --->   Operation 85 'getelementptr' 'v_vec_coeffs_addr_1' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [poly.c:124->polyvec.c:78]   --->   Operation 86 'load' 'u_vec_coeffs_load_1' <Predicate = (!tmp_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_9 : Operation 87 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [poly.c:124->polyvec.c:78]   --->   Operation 87 'load' 'v_vec_coeffs_load_1' <Predicate = (!tmp_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_9 : Operation 88 [1/1] (1.35ns)   --->   "br label %poly_pointwise_invmontgomery.exit" [poly.c:35]   --->   Operation 88 'br' <Predicate = (tmp_i2)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 2.77>
ST_10 : Operation 89 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [poly.c:124->polyvec.c:78]   --->   Operation 89 'load' 'u_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_10 : Operation 90 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [poly.c:124->polyvec.c:78]   --->   Operation 90 'load' 'v_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 11 <SV = 5> <Delay = 6.88>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_164_i6_cast = zext i23 %u_vec_coeffs_load_1 to i55" [poly.c:124->polyvec.c:78]   --->   Operation 91 'zext' 'tmp_164_i6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_165_i9_cast = zext i32 %v_vec_coeffs_load_1 to i55" [poly.c:124->polyvec.c:78]   --->   Operation 92 'zext' 'tmp_165_i9_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (6.88ns)   --->   "%a_assign_3 = mul i55 %tmp_165_i9_cast, %tmp_164_i6_cast" [poly.c:124->polyvec.c:78]   --->   Operation 93 'mul' 'a_assign_3' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i55 %a_assign_3 to i32" [reduce.c:19->poly.c:124->polyvec.c:78]   --->   Operation 94 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 6.88>
ST_12 : Operation 95 [1/1] (6.88ns)   --->   "%t_6 = mul i32 -58728449, %tmp_54" [reduce.c:19->poly.c:124->polyvec.c:78]   --->   Operation 95 'mul' 't_6' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.88>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%t_9_cast = zext i32 %t_6 to i55" [reduce.c:20->poly.c:124->polyvec.c:78]   --->   Operation 96 'zext' 't_9_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (6.88ns)   --->   "%t_7 = mul i55 8380417, %t_9_cast" [reduce.c:21->poly.c:124->polyvec.c:78]   --->   Operation 97 'mul' 't_7' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 5.55>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind" [poly.c:124->polyvec.c:78]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i9 %i_i1 to i64" [poly.c:124->polyvec.c:78]   --->   Operation 99 'zext' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%a_assign_3_cast8 = zext i55 %a_assign_3 to i56" [poly.c:124->polyvec.c:78]   --->   Operation 100 'zext' 'a_assign_3_cast8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%t_10_cast_cast = zext i55 %t_7 to i56" [reduce.c:21->poly.c:124->polyvec.c:78]   --->   Operation 101 'zext' 't_10_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (2.77ns)   --->   "%t_8 = add i56 %t_10_cast_cast, %a_assign_3_cast8" [reduce.c:22->poly.c:124->polyvec.c:78]   --->   Operation 102 'add' 't_8' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_55 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %t_8, i32 32, i32 55)" [reduce.c:23->poly.c:124->polyvec.c:78]   --->   Operation 103 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_i_i1 = zext i24 %tmp_55 to i32" [reduce.c:23->poly.c:124->polyvec.c:78]   --->   Operation 104 'zext' 'tmp_i_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%t_coeffs_addr = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %tmp_i3" [poly.c:124->polyvec.c:78]   --->   Operation 105 'getelementptr' 't_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (2.77ns)   --->   "store i32 %tmp_i_i1, i32* %t_coeffs_addr, align 4" [poly.c:124->polyvec.c:78]   --->   Operation 106 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "br label %4" [poly.c:123->polyvec.c:78]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 4.53>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ %i_22, %6 ], [ 0, %poly_pointwise_invmontgomery.exit.preheader ]"   --->   Operation 108 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.34ns)   --->   "%tmp_i3_40 = icmp eq i9 %i_i2, -256" [poly.c:35]   --->   Operation 109 'icmp' 'tmp_i3_40' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 110 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.73ns)   --->   "%i_22 = add i9 %i_i2, 1" [poly.c:35]   --->   Operation 111 'add' 'i_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_i3_40, label %poly_add.1.exit, label %6" [poly.c:35]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_i2_42 = zext i9 %i_i2 to i64" [poly.c:36]   --->   Operation 113 'zext' 'tmp_i2_42' <Predicate = (!tmp_i3_40)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_i2_cast = zext i9 %i_i2 to i12" [poly.c:36]   --->   Operation 114 'zext' 'tmp_i2_cast' <Predicate = (!tmp_i3_40)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (1.76ns)   --->   "%tmp_56 = add i12 %tmp_45_cast, %tmp_i2_cast" [poly.c:36]   --->   Operation 115 'add' 'tmp_56' <Predicate = (!tmp_i3_40)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i12 %tmp_56 to i64" [poly.c:36]   --->   Operation 116 'zext' 'tmp_61_cast' <Predicate = (!tmp_i3_40)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%w_coeffs_addr_2 = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_61_cast" [poly.c:36]   --->   Operation 117 'getelementptr' 'w_coeffs_addr_2' <Predicate = (!tmp_i3_40)> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_2, align 4" [poly.c:36]   --->   Operation 118 'load' 'w_coeffs_load' <Predicate = (!tmp_i3_40)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%t_coeffs_addr_1 = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %tmp_i2_42" [poly.c:36]   --->   Operation 119 'getelementptr' 't_coeffs_addr_1' <Predicate = (!tmp_i3_40)> <Delay = 0.00>
ST_15 : Operation 120 [2/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [poly.c:36]   --->   Operation 120 'load' 't_coeffs_load' <Predicate = (!tmp_i3_40)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_15 : Operation 121 [1/1] (1.34ns)   --->   "%i_3 = add i3 %i, 1" [polyvec.c:77]   --->   Operation 121 'add' 'i_3' <Predicate = (tmp_i3_40)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br label %poly_pointwise_invmontgomery.1.exit" [polyvec.c:77]   --->   Operation 122 'br' <Predicate = (tmp_i3_40)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 7.72>
ST_16 : Operation 123 [1/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_2, align 4" [poly.c:36]   --->   Operation 123 'load' 'w_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 124 [1/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [poly.c:36]   --->   Operation 124 'load' 't_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 125 [1/1] (2.18ns)   --->   "%tmp_172_i = add i32 %w_coeffs_load, %t_coeffs_load" [poly.c:36]   --->   Operation 125 'add' 'tmp_172_i' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (2.77ns)   --->   "store i32 %tmp_172_i, i32* %w_coeffs_addr_2, align 4" [poly.c:36]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %poly_pointwise_invmontgomery.exit" [poly.c:35]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 4.53>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_21, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.34ns)   --->   "%tmp_s = icmp eq i9 %i_1, -256" [polyvec.c:82]   --->   Operation 129 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 130 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.73ns)   --->   "%i_21 = add i9 %i_1, 1" [polyvec.c:82]   --->   Operation 131 'add' 'i_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %8, label %7" [polyvec.c:82]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i9 %i_1 to i12" [polyvec.c:83]   --->   Operation 133 'zext' 'tmp_26_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (1.76ns)   --->   "%tmp_50 = add i12 %tmp_26_cast, %tmp_45_cast" [polyvec.c:83]   --->   Operation 134 'add' 'tmp_50' <Predicate = (!tmp_s)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i12 %tmp_50 to i64" [polyvec.c:83]   --->   Operation 135 'zext' 'tmp_56_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%w_coeffs_addr = getelementptr [1280 x i32]* %w_coeffs, i64 0, i64 %tmp_56_cast" [polyvec.c:83]   --->   Operation 136 'getelementptr' 'w_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 137 [2/2] (2.77ns)   --->   "%w_coeffs_load_1 = load i32* %w_coeffs_addr, align 4" [polyvec.c:83]   --->   Operation 137 'load' 'w_coeffs_load_1' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:84]   --->   Operation 138 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 6.77>
ST_18 : Operation 139 [1/2] (2.77ns)   --->   "%w_coeffs_load_1 = load i32* %w_coeffs_addr, align 4" [polyvec.c:83]   --->   Operation 139 'load' 'w_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%t_4 = trunc i32 %w_coeffs_load_1 to i23" [reduce.c:36->polyvec.c:83]   --->   Operation 140 'trunc' 't_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%t_6_cast = zext i23 %t_4 to i24" [reduce.c:39->polyvec.c:83]   --->   Operation 141 'zext' 't_6_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_51 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %w_coeffs_load_1, i32 23, i32 31)" [reduce.c:40->polyvec.c:83]   --->   Operation 142 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%a_assign_2_cast = zext i9 %tmp_51 to i24" [reduce.c:40->polyvec.c:83]   --->   Operation 143 'zext' 'a_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_i1 = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %tmp_51, i13 0)" [reduce.c:41->polyvec.c:83]   --->   Operation 144 'bitconcatenate' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i22 %tmp_i1 to i25" [reduce.c:41->polyvec.c:83]   --->   Operation 145 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (1.98ns)   --->   "%tmp_42_i = sub i24 %t_6_cast, %a_assign_2_cast" [reduce.c:41->polyvec.c:83]   --->   Operation 146 'sub' 'tmp_42_i' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_42_i_cast = sext i24 %tmp_42_i to i25" [reduce.c:41->polyvec.c:83]   --->   Operation 147 'sext' 'tmp_42_i_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (2.01ns)   --->   "%t_5 = add i25 %tmp_42_i_cast, %tmp_i1_cast" [reduce.c:41->polyvec.c:83]   --->   Operation 148 'add' 't_5' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 5> <Delay = 2.77>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @p_str1) nounwind" [polyvec.c:83]   --->   Operation 149 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%t_7_cast = sext i25 %t_5 to i32" [reduce.c:41->polyvec.c:83]   --->   Operation 150 'sext' 't_7_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (2.77ns)   --->   "store i32 %t_7_cast, i32* %w_coeffs_addr, align 4" [polyvec.c:83]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:82]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:123->polyvec.c:75) [13]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:123->polyvec.c:75) [13]  (0 ns)
	'getelementptr' operation ('u_vec_coeffs_addr', poly.c:124->polyvec.c:75) [27]  (0 ns)
	'load' operation ('u_vec_coeffs_load', poly.c:124->polyvec.c:75) on array 'u_vec_coeffs' [29]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('u_vec_coeffs_load', poly.c:124->polyvec.c:75) on array 'u_vec_coeffs' [29]  (2.77 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', poly.c:124->polyvec.c:75) [33]  (6.88 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->poly.c:124->polyvec.c:75) [36]  (6.88 ns)

 <State 6>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:21->poly.c:124->polyvec.c:75) [38]  (6.88 ns)

 <State 7>: 5.55ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->poly.c:124->polyvec.c:75) [40]  (2.78 ns)
	'store' operation (poly.c:124->polyvec.c:75) of variable 'tmp_i_i', reduce.c:23->poly.c:124->polyvec.c:75 on array 'w_coeffs' [43]  (2.77 ns)

 <State 8>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:77) [48]  (0 ns)
	'add' operation ('tmp_48', poly.c:124->polyvec.c:78) [55]  (1.55 ns)

 <State 9>: 4.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:123->polyvec.c:78) [61]  (0 ns)
	'add' operation ('tmp_52', poly.c:124->polyvec.c:78) [71]  (1.81 ns)
	'getelementptr' operation ('u_vec_coeffs_addr_1', poly.c:124->polyvec.c:78) [73]  (0 ns)
	'load' operation ('u_vec_coeffs_load_1', poly.c:124->polyvec.c:78) on array 'u_vec_coeffs' [77]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'load' operation ('u_vec_coeffs_load_1', poly.c:124->polyvec.c:78) on array 'u_vec_coeffs' [77]  (2.77 ns)

 <State 11>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', poly.c:124->polyvec.c:78) [81]  (6.88 ns)

 <State 12>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->poly.c:124->polyvec.c:78) [84]  (6.88 ns)

 <State 13>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:21->poly.c:124->polyvec.c:78) [86]  (6.88 ns)

 <State 14>: 5.55ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->poly.c:124->polyvec.c:78) [88]  (2.78 ns)
	'store' operation (poly.c:124->polyvec.c:78) of variable 'tmp_i_i1', reduce.c:23->poly.c:124->polyvec.c:78 on array 'b.coeffs', polyvec.c:73 [92]  (2.77 ns)

 <State 15>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:35) [97]  (0 ns)
	'add' operation ('tmp_56', poly.c:36) [105]  (1.76 ns)
	'getelementptr' operation ('w_coeffs_addr_2', poly.c:36) [107]  (0 ns)
	'load' operation ('w_coeffs_load', poly.c:36) on array 'w_coeffs' [108]  (2.77 ns)

 <State 16>: 7.72ns
The critical path consists of the following:
	'load' operation ('w_coeffs_load', poly.c:36) on array 'w_coeffs' [108]  (2.77 ns)
	'add' operation ('tmp_172_i', poly.c:36) [111]  (2.18 ns)
	'store' operation (poly.c:36) of variable 'tmp_172_i', poly.c:36 on array 'w_coeffs' [112]  (2.77 ns)

 <State 17>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:82) [120]  (0 ns)
	'add' operation ('tmp_50', polyvec.c:83) [128]  (1.76 ns)
	'getelementptr' operation ('w_coeffs_addr', polyvec.c:83) [130]  (0 ns)
	'load' operation ('a', polyvec.c:83) on array 'w_coeffs' [131]  (2.77 ns)

 <State 18>: 6.77ns
The critical path consists of the following:
	'load' operation ('a', polyvec.c:83) on array 'w_coeffs' [131]  (2.77 ns)
	'sub' operation ('tmp_42_i', reduce.c:41->polyvec.c:83) [138]  (1.99 ns)
	'add' operation ('t', reduce.c:41->polyvec.c:83) [140]  (2.01 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'store' operation (polyvec.c:83) of variable 't_7_cast', reduce.c:41->polyvec.c:83 on array 'w_coeffs' [142]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
