<!--
 * @Author: Yihao Wang
 * @Date: 2020-05-02 00:21:51
 * @LastEditTime: 2020-05-04 04:37:07
 * @LastEditors: Please set LastEditors
 * @Description: README.md for uart project
 * @FilePath: /uart/README.md
 -->
  ***UART***
===========
***Design Hierarchy***
---------------------
![avatar](./docs/diagram/uart_ip_top.jpg)

***Contents***
-----------
**./docs**                 
&emsp;&emsp;All documents and diagrams;

**./src**            
&emsp;&emsp;All verilog source code;

**./tb**            
&emsp;&emsp;All verilog testbench files;

**./log**            
&emsp;&emsp;All log files generated by testbench;