Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan  3 09:05:33 2024
| Host         : DESKTOP-NTKOJC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (324)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (324)
--------------------------------
 There are 324 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.050        0.000                      0                  697        0.026        0.000                      0                  697        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          1.050        0.000                      0                  697        0.099        0.000                      0                  697        3.650        0.000                       0                   326  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        1.051        0.000                      0                  697        0.099        0.000                      0                  697        3.650        0.000                       0                   326  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          1.050        0.000                      0                  697        0.026        0.000                      0                  697  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        1.050        0.000                      0                  697        0.026        0.000                      0                  697  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Sample_Rate_Div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X78Y99         FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  accelerometer/adxl/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.274    accelerometer/adxl/Sample_Rate_Div_reg[14]
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.118 r  accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1_n_7
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.509    -0.297    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.134    -0.163    accelerometer/adxl/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.317ns (66.958%)  route 0.156ns (33.042%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.093 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.426ns (84.849%)  route 0.076ns (15.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  accelerometer/adxl/Data_Reg_reg[5][0]/Q
                         net (fo=3, routed)           0.075    -0.327    accelerometer/adxl/in[0]
    SLICE_X77Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.282 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.282    accelerometer/adxl/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.130 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.129    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.064 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.353ns (69.293%)  route 0.156ns (30.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.057 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.898%)  route 0.195ns (38.102%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y97         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.195    -0.224    accelerometer/adxl/in[8]
    SLICE_X77Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.126 r  accelerometer/adxl/ACCEL_X_SUM[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.126    accelerometer/adxl/ACCEL_X_SUM[8]_i_5_n_0
    SLICE_X77Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.056 r  accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.056    accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y101        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.415ns (81.373%)  route 0.095ns (18.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.051 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.051    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    accelerometer/adxl/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.047%)  route 0.287ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.287    -0.132    accelerometer/adxl/in[4]
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/C
                         clock pessimism              0.509    -0.297    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.016    -0.281    accelerometer/adxl/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.426ns (81.767%)  route 0.095ns (18.233%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.040 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.040    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    accelerometer/adxl/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.323    accelerometer/adxl/Dout[0]
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.075    -0.475    accelerometer/adxl/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X75Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.101    -0.326    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X74Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.869    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y92         FDRE (Hold_fdre_C_D)         0.120    -0.435    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y113    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X83Y113    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X83Y113    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y111    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y113    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.670    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.670    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.670    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.670    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.072     8.311    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.674    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.072     8.311    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.674    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.072     8.311    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.674    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.072     8.311    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.674    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.102    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.072     8.307    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.102    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Sample_Rate_Div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X78Y99         FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  accelerometer/adxl/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.274    accelerometer/adxl/Sample_Rate_Div_reg[14]
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.118 r  accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1_n_7
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.509    -0.297    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.134    -0.163    accelerometer/adxl/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.317ns (66.958%)  route 0.156ns (33.042%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.093 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.426ns (84.849%)  route 0.076ns (15.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  accelerometer/adxl/Data_Reg_reg[5][0]/Q
                         net (fo=3, routed)           0.075    -0.327    accelerometer/adxl/in[0]
    SLICE_X77Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.282 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.282    accelerometer/adxl/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.130 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.129    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.064 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.353ns (69.293%)  route 0.156ns (30.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.057 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.898%)  route 0.195ns (38.102%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y97         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.195    -0.224    accelerometer/adxl/in[8]
    SLICE_X77Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.126 r  accelerometer/adxl/ACCEL_X_SUM[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.126    accelerometer/adxl/ACCEL_X_SUM[8]_i_5_n_0
    SLICE_X77Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.056 r  accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.056    accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X77Y101        FDRE (Hold_fdre_C_D)         0.105    -0.194    accelerometer/adxl/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.415ns (81.373%)  route 0.095ns (18.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.051 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.051    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    accelerometer/adxl/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.047%)  route 0.287ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.287    -0.132    accelerometer/adxl/in[4]
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/C
                         clock pessimism              0.509    -0.297    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.016    -0.281    accelerometer/adxl/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.426ns (81.767%)  route 0.095ns (18.233%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.040 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.040    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.190    accelerometer/adxl/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.323    accelerometer/adxl/Dout[0]
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.075    -0.475    accelerometer/adxl/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X75Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.101    -0.326    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X74Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.869    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y92         FDRE (Hold_fdre_C_D)         0.120    -0.435    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y113    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X83Y113    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X83Y113    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y111    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y113    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X78Y111    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y97     accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X76Y100    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Sample_Rate_Div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X78Y99         FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  accelerometer/adxl/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.274    accelerometer/adxl/Sample_Rate_Div_reg[14]
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.118 r  accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1_n_7
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.073    -0.224    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.134    -0.090    accelerometer/adxl/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.317ns (66.958%)  route 0.156ns (33.042%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.093 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.426ns (84.849%)  route 0.076ns (15.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  accelerometer/adxl/Data_Reg_reg[5][0]/Q
                         net (fo=3, routed)           0.075    -0.327    accelerometer/adxl/in[0]
    SLICE_X77Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.282 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.282    accelerometer/adxl/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.130 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.129    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.064 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.353ns (69.293%)  route 0.156ns (30.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.057 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.898%)  route 0.195ns (38.102%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y97         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.195    -0.224    accelerometer/adxl/in[8]
    SLICE_X77Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.126 r  accelerometer/adxl/ACCEL_X_SUM[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.126    accelerometer/adxl/ACCEL_X_SUM[8]_i_5_n_0
    SLICE_X77Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.056 r  accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.056    accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y101        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.415ns (81.373%)  route 0.095ns (18.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.051 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.051    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.117    accelerometer/adxl/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.047%)  route 0.287ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.287    -0.132    accelerometer/adxl/in[4]
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.073    -0.224    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.016    -0.208    accelerometer/adxl/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.426ns (81.767%)  route 0.095ns (18.233%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.040 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.040    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.117    accelerometer/adxl/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.323    accelerometer/adxl/Dout[0]
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.075    -0.402    accelerometer/adxl/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X75Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.101    -0.326    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X74Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.869    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X74Y92         FDRE (Hold_fdre_C_D)         0.120    -0.362    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.092ns (28.055%)  route 5.365ns (71.945%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.810     5.732    spaceship/display_spaceship
    SLICE_X82Y115        LUT3 (Prop_lut3_I2_O)        0.152     5.884 r  spaceship/address[9]_i_1/O
                         net (fo=4, routed)           0.734     6.619    drawer/address
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_R)       -0.637     7.669    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 spaceship/speed_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.675ns (43.697%)  route 3.447ns (56.303%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 7.823 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.714    -0.826    spaceship/clk108mhz
    SLICE_X82Y103        FDRE                                         r  spaceship/speed_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  spaceship/speed_x_reg[0]/Q
                         net (fo=3, routed)           0.714     0.344    spaceship/speed_x[0]
    SLICE_X82Y109        LUT2 (Prop_lut2_I1_O)        0.124     0.468 r  spaceship/pos_x1_carry_i_16/O
                         net (fo=1, routed)           0.000     0.468    spaceship/pos_x1_carry_i_16_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.000 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.000    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.114 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.114    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.448 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.897     2.344    spaceship/pos_x2[9]
    SLICE_X81Y111        LUT2 (Prop_lut2_I0_O)        0.303     2.647 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.647    spaceship/i__carry__0_i_3_n_0
    SLICE_X81Y111        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.104 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           1.135     4.239    spaceship/pos_x10_in
    SLICE_X85Y108        LUT3 (Prop_lut3_I0_O)        0.355     4.594 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.701     5.296    spaceship/pos_x[10]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.585     7.823    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.383    
                         clock uncertainty           -0.073     8.310    
    SLICE_X81Y109        FDSE (Setup_fdse_C_S)       -0.637     7.673    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.940ns (29.909%)  route 4.546ns (70.091%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.819 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.726     5.648    drawer/display_spaceship
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.581     7.819    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.379    
                         clock uncertainty           -0.073     8.306    
    SLICE_X81Y115        FDRE (Setup_fdre_C_CE)      -0.205     8.101    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  2.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Sample_Rate_Div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Sample_Rate_Div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X78Y99         FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  accelerometer/adxl/Sample_Rate_Div_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.274    accelerometer/adxl/Sample_Rate_Div_reg[14]
    SLICE_X78Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.118 r  accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.117    accelerometer/adxl/Sample_Rate_Div_reg[12]_i_1_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.064 r  accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/Sample_Rate_Div_reg[16]_i_1_n_7
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X78Y100        FDRE                                         r  accelerometer/adxl/Sample_Rate_Div_reg[16]/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.073    -0.224    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.134    -0.090    accelerometer/adxl/Sample_Rate_Div_reg[16]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.317ns (66.958%)  route 0.156ns (33.042%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.093 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.426ns (84.849%)  route 0.076ns (15.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  accelerometer/adxl/Data_Reg_reg[5][0]/Q
                         net (fo=3, routed)           0.075    -0.327    accelerometer/adxl/in[0]
    SLICE_X77Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.282 r  accelerometer/adxl/ACCEL_X_SUM[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.282    accelerometer/adxl/ACCEL_X_SUM[0]_i_6_n_0
    SLICE_X77Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.130 r  accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.129    accelerometer/adxl/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.064 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[6]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.353ns (69.293%)  route 0.156ns (30.707%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.156    -0.262    accelerometer/adxl/in[4]
    SLICE_X77Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.163 r  accelerometer/adxl/ACCEL_X_SUM[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.163    accelerometer/adxl/ACCEL_X_SUM[4]_i_5_n_0
    SLICE_X77Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.057 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    accelerometer/adxl/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y100        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[5]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y100        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.316ns (61.898%)  route 0.195ns (38.102%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y97         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.195    -0.224    accelerometer/adxl/in[8]
    SLICE_X77Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.126 r  accelerometer/adxl/ACCEL_X_SUM[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.126    accelerometer/adxl/ACCEL_X_SUM[8]_i_5_n_0
    SLICE_X77Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.056 r  accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.056    accelerometer/adxl/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X77Y101        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[8]/C
                         clock pessimism              0.509    -0.299    
                         clock uncertainty            0.073    -0.226    
    SLICE_X77Y101        FDRE (Hold_fdre_C_D)         0.105    -0.121    accelerometer/adxl/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.415ns (81.373%)  route 0.095ns (18.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.051 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.051    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.117    accelerometer/adxl/ACCEL_Y_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.047%)  route 0.287ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.418 r  accelerometer/adxl/Data_Reg_reg[5][4]/Q
                         net (fo=3, routed)           0.287    -0.132    accelerometer/adxl/in[4]
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.867    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X79Y100        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][4]/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.073    -0.224    
    SLICE_X79Y100        FDRE (Hold_fdre_C_D)         0.016    -0.208    accelerometer/adxl/Data_Reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.426ns (81.767%)  route 0.095ns (18.233%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.603    -0.561    accelerometer/adxl/clk108mhz
    SLICE_X80Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  accelerometer/adxl/Data_Reg_reg[7][0]/Q
                         net (fo=2, routed)           0.094    -0.303    accelerometer/adxl/Data_Reg_reg[7]_8[0]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.258 r  accelerometer/adxl/ACCEL_Y_SUM[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.258    accelerometer/adxl/ACCEL_Y_SUM[0]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.106 r  accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.105    accelerometer/adxl/ACCEL_Y_SUM_reg[0]_i_1_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.040 r  accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.040    accelerometer/adxl/ACCEL_Y_SUM_reg[4]_i_1_n_5
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X81Y100        FDRE                                         r  accelerometer/adxl/ACCEL_Y_SUM_reg[6]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105    -0.117    accelerometer/adxl/ACCEL_Y_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.598    -0.566    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X75Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.323    accelerometer/adxl/Dout[0]
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X76Y99         FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.075    -0.402    accelerometer/adxl/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X75Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.101    -0.326    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X74Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  accelerometer/adxl/Cnt_SS_Inactive[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    accelerometer/adxl/Cnt_SS_Inactive_0[10]
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.869    -0.804    accelerometer/adxl/clk108mhz
    SLICE_X74Y92         FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[10]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X74Y92         FDRE (Hold_fdre_C_D)         0.120    -0.362    accelerometer/adxl/Cnt_SS_Inactive_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.081    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.405ns  (logic 5.169ns (33.556%)  route 10.236ns (66.444%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          5.664     7.171    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X76Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.572    11.867    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    15.405 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    15.405    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.744ns  (logic 1.559ns (27.133%)  route 4.186ns (72.867%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.501     2.775    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X76Y95         LUT6 (Prop_lut6_I5_O)        0.045     2.820 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.685     4.505    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     5.744 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     5.744    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.498ns  (logic 5.609ns (38.684%)  route 8.890ns (61.316%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          2.150     7.073    drawer/display_spaceship
    SLICE_X81Y117        LUT5 (Prop_lut5_I0_O)        0.124     7.197 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919    10.116    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.660 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.660    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.226ns  (logic 5.610ns (39.436%)  route 8.616ns (60.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          2.007     6.930    drawer/display_spaceship
    SLICE_X81Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.054 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.788     9.842    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.388 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.388    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.602ns (39.530%)  route 8.570ns (60.470%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.786     6.709    drawer/display_spaceship
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.833 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.963     9.796    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.334 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.334    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.833ns  (logic 5.599ns (40.477%)  route 8.234ns (59.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.591     6.514    drawer/display_spaceship
    SLICE_X82Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.822     9.460    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    12.995 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.995    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 5.618ns (42.109%)  route 7.723ns (57.891%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.763     6.686    drawer/display_spaceship
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.140     8.949    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    12.503 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.503    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.313ns  (logic 5.612ns (42.157%)  route 7.701ns (57.843%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.598     6.521    drawer/display_spaceship
    SLICE_X82Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.645 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.282     8.926    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    12.475 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.475    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.210ns  (logic 5.610ns (42.472%)  route 7.599ns (57.528%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.233     6.155    drawer/display_spaceship
    SLICE_X84Y117        LUT5 (Prop_lut5_I0_O)        0.124     6.279 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.546     8.825    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    12.372 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.372    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 5.616ns (43.065%)  route 7.424ns (56.935%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.101     6.024    drawer/display_spaceship
    SLICE_X84Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.148 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.502     8.650    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    12.202 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.202    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.819ns  (logic 5.616ns (43.806%)  route 7.203ns (56.194%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.955     5.877    spaceship/display_spaceship
    SLICE_X84Y117        LUT3 (Prop_lut3_I0_O)        0.124     6.001 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.428     8.429    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.981 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.981    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 5.611ns (43.857%)  route 7.183ns (56.143%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.777     5.700    drawer/display_spaceship
    SLICE_X82Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.585     8.409    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.956 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.956    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.434ns (56.544%)  route 1.102ns (43.456%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.421    -0.010    drawer/address_reg_n_0_[5]
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.035 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.681     0.716    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.963 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.963    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.425ns (55.593%)  route 1.138ns (44.407%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.189    -0.242    drawer/address_reg_n_0_[5]
    SLICE_X81Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.197 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.949     0.752    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.991 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.588ns (60.095%)  route 1.055ns (39.905%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.238    -0.193    drawer/address_reg_n_0_[5]
    SLICE_X81Y117        MUXF7 (Prop_muxf7_S_O)       0.085    -0.108 r  drawer/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.257     0.149    drawer/VGA_R_OBUF[0]_inst_i_2_n_0
    SLICE_X83Y119        LUT5 (Prop_lut5_I3_O)        0.108     0.257 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.560     0.817    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.071 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.483ns (56.143%)  route 1.159ns (43.857%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.244    -0.184    drawer/address_reg_n_0_[3]
    SLICE_X84Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.248     0.109    spaceship/p_0_in[0]
    SLICE_X84Y117        LUT3 (Prop_lut3_I1_O)        0.045     0.154 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.667     0.821    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.074 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.074    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.523ns (55.834%)  route 1.205ns (44.166%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[7]/Q
                         net (fo=56, routed)          0.260    -0.167    drawer/address_reg_n_0_[7]
    SLICE_X84Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.122 r  drawer/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.161     0.039    drawer/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  drawer/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     0.138    drawer/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y117        LUT5 (Prop_lut5_I3_O)        0.045     0.183 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.730     0.913    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.160 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.160    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.476ns (53.155%)  route 1.301ns (46.845%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.265    -0.166    drawer/address_reg_n_0_[5]
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.121 r  drawer/VGA_G_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.108    -0.013    drawer/VGA_G_OBUF[1]_inst_i_2_n_0
    SLICE_X81Y117        LUT5 (Prop_lut5_I1_O)        0.045     0.032 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.928     0.960    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.205 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.205    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.528ns (54.850%)  route 1.258ns (45.150%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[8]/Q
                         net (fo=45, routed)          0.306    -0.121    drawer/address_reg_n_0_[8]
    SLICE_X82Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.076 r  drawer/VGA_B_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.101     0.025    drawer/VGA_B_OBUF[3]_inst_i_9_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  drawer/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.148     0.217    drawer/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y119        LUT5 (Prop_lut5_I3_O)        0.045     0.262 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.703     0.966    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.218 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.218    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.478ns (53.077%)  route 1.307ns (46.923%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.599    -0.565    VGA/vsync/clk108mhz
    SLICE_X88Y111        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  VGA/vsync/count_reg[1]/Q
                         net (fo=24, routed)          0.405     0.004    VGA/vsync/count_reg[1]
    SLICE_X84Y112        LUT6 (Prop_lut6_I2_O)        0.045     0.049 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.054     0.103    VGA/hsync/VGA_B[1]_1
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.148 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          0.848     0.996    VGA_B_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.220 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.220    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.415ns (50.575%)  route 1.383ns (49.425%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X73Y95         FDRE                                         r  accelerometer/adxl/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           0.168    -0.260    accelerometer/adxl/SPI_Interface/SCLK_INT
    SLICE_X73Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  accelerometer/adxl/SPI_Interface/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.214     0.999    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     2.228 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.228    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.480ns (52.535%)  route 1.337ns (47.465%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  drawer/address_reg[4]/Q
                         net (fo=27, routed)          0.451     0.019    drawer/address_reg_n_0_[4]
    SLICE_X83Y118        LUT6 (Prop_lut6_I4_O)        0.045     0.064 r  drawer/VGA_R_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.279     0.343    drawer/VGA_R_OBUF[2]_inst_i_2_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.388 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.608     0.996    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.245 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.245    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.498ns  (logic 5.609ns (38.684%)  route 8.890ns (61.316%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          2.150     7.073    drawer/display_spaceship
    SLICE_X81Y117        LUT5 (Prop_lut5_I0_O)        0.124     7.197 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919    10.116    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    13.660 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.660    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.226ns  (logic 5.610ns (39.436%)  route 8.616ns (60.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          2.007     6.930    drawer/display_spaceship
    SLICE_X81Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.054 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.788     9.842    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.388 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.388    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.602ns (39.530%)  route 8.570ns (60.470%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.786     6.709    drawer/display_spaceship
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.833 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.963     9.796    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    13.334 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.334    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.833ns  (logic 5.599ns (40.477%)  route 8.234ns (59.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.591     6.514    drawer/display_spaceship
    SLICE_X82Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.638 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.822     9.460    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    12.995 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.995    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 5.618ns (42.109%)  route 7.723ns (57.891%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.763     6.686    drawer/display_spaceship
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.140     8.949    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    12.503 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.503    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.313ns  (logic 5.612ns (42.157%)  route 7.701ns (57.843%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.598     6.521    drawer/display_spaceship
    SLICE_X82Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.645 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.282     8.926    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    12.475 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.475    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.210ns  (logic 5.610ns (42.472%)  route 7.599ns (57.528%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.233     6.155    drawer/display_spaceship
    SLICE_X84Y117        LUT5 (Prop_lut5_I0_O)        0.124     6.279 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.546     8.825    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    12.372 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.372    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 5.616ns (43.065%)  route 7.424ns (56.935%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          1.101     6.024    drawer/display_spaceship
    SLICE_X84Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.148 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.502     8.650    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    12.202 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.202    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.819ns  (logic 5.616ns (43.806%)  route 7.203ns (56.194%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.955     5.877    spaceship/display_spaceship
    SLICE_X84Y117        LUT3 (Prop_lut3_I0_O)        0.124     6.001 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.428     8.429    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.981 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.981    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 5.611ns (43.857%)  route 7.183ns (56.143%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.702    -0.838    VGA/hsync/clk108mhz
    SLICE_X78Y111        FDRE                                         r  VGA/hsync/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  VGA/hsync/count_reg[6]/Q
                         net (fo=13, routed)          1.080     0.760    VGA/hsync/count_reg[6]
    SLICE_X79Y112        LUT5 (Prop_lut5_I3_O)        0.152     0.912 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_15/O
                         net (fo=5, routed)           0.428     1.340    VGA/hsync/VGA_B_OBUF[2]_inst_i_15_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I0_O)        0.326     1.666 f  VGA/hsync/address2_carry__0_i_7/O
                         net (fo=5, routed)           0.853     2.520    spaceship/address2_carry__0_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.554     3.197    drawer/address_reg[10]_6[0]
    SLICE_X80Y113        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.685 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.905     4.591    spaceship/address_reg[10]_2[0]
    SLICE_X84Y112        LUT6 (Prop_lut6_I1_O)        0.332     4.923 r  spaceship/address[9]_i_2/O
                         net (fo=22, routed)          0.777     5.700    drawer/display_spaceship
    SLICE_X82Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.585     8.409    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.956 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.956    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.434ns (56.544%)  route 1.102ns (43.456%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.421    -0.010    drawer/address_reg_n_0_[5]
    SLICE_X82Y116        LUT6 (Prop_lut6_I2_O)        0.045     0.035 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.681     0.716    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.963 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.963    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.425ns (55.593%)  route 1.138ns (44.407%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.189    -0.242    drawer/address_reg_n_0_[5]
    SLICE_X81Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.197 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.949     0.752    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.991 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.588ns (60.095%)  route 1.055ns (39.905%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.238    -0.193    drawer/address_reg_n_0_[5]
    SLICE_X81Y117        MUXF7 (Prop_muxf7_S_O)       0.085    -0.108 r  drawer/VGA_R_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.257     0.149    drawer/VGA_R_OBUF[0]_inst_i_2_n_0
    SLICE_X83Y119        LUT5 (Prop_lut5_I3_O)        0.108     0.257 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.560     0.817    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.071 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.483ns (56.143%)  route 1.159ns (43.857%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.244    -0.184    drawer/address_reg_n_0_[3]
    SLICE_X84Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.248     0.109    spaceship/p_0_in[0]
    SLICE_X84Y117        LUT3 (Prop_lut3_I1_O)        0.045     0.154 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.667     0.821    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.074 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.074    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.523ns (55.834%)  route 1.205ns (44.166%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[7]/Q
                         net (fo=56, routed)          0.260    -0.167    drawer/address_reg_n_0_[7]
    SLICE_X84Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.122 r  drawer/VGA_G_OBUF[3]_inst_i_10/O
                         net (fo=2, routed)           0.161     0.039    drawer/VGA_G_OBUF[3]_inst_i_10_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.045     0.084 r  drawer/VGA_G_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.054     0.138    drawer/VGA_G_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y117        LUT5 (Prop_lut5_I3_O)        0.045     0.183 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.730     0.913    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.160 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.160    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.476ns (53.155%)  route 1.301ns (46.845%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.265    -0.166    drawer/address_reg_n_0_[5]
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.045    -0.121 r  drawer/VGA_G_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.108    -0.013    drawer/VGA_G_OBUF[1]_inst_i_2_n_0
    SLICE_X81Y117        LUT5 (Prop_lut5_I1_O)        0.045     0.032 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.928     0.960    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.205 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.205    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.528ns (54.850%)  route 1.258ns (45.150%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X83Y115        FDRE                                         r  drawer/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  drawer/address_reg[8]/Q
                         net (fo=45, routed)          0.306    -0.121    drawer/address_reg_n_0_[8]
    SLICE_X82Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.076 r  drawer/VGA_B_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.101     0.025    drawer/VGA_B_OBUF[3]_inst_i_9_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  drawer/VGA_B_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.148     0.217    drawer/VGA_B_OBUF[3]_inst_i_3_n_0
    SLICE_X84Y119        LUT5 (Prop_lut5_I3_O)        0.045     0.262 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.703     0.966    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.218 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.218    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.478ns (53.077%)  route 1.307ns (46.923%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.599    -0.565    VGA/vsync/clk108mhz
    SLICE_X88Y111        FDRE                                         r  VGA/vsync/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  VGA/vsync/count_reg[1]/Q
                         net (fo=24, routed)          0.405     0.004    VGA/vsync/count_reg[1]
    SLICE_X84Y112        LUT6 (Prop_lut6_I2_O)        0.045     0.049 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.054     0.103    VGA/hsync/VGA_B[1]_1
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.148 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          0.848     0.996    VGA_B_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.220 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.220    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.415ns (50.575%)  route 1.383ns (49.425%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.595    -0.569    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X73Y95         FDRE                                         r  accelerometer/adxl/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           0.168    -0.260    accelerometer/adxl/SPI_Interface/SCLK_INT
    SLICE_X73Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.215 r  accelerometer/adxl/SPI_Interface/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.214     0.999    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     2.228 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.228    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.480ns (52.535%)  route 1.337ns (47.465%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.592    -0.572    drawer/clk108mhz
    SLICE_X81Y115        FDRE                                         r  drawer/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  drawer/address_reg[4]/Q
                         net (fo=27, routed)          0.451     0.019    drawer/address_reg_n_0_[4]
    SLICE_X83Y118        LUT6 (Prop_lut6_I4_O)        0.045     0.064 r  drawer/VGA_R_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.279     0.343    drawer/VGA_R_OBUF[2]_inst_i_2_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.388 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.608     0.996    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.245 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.245    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.853ns  (logic 1.631ns (16.553%)  route 8.222ns (83.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.306     9.853    VGA/vsync/SR[0]
    SLICE_X86Y113        FDRE                                         r  VGA/vsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.591    -1.430    VGA/vsync/clk108mhz
    SLICE_X86Y113        FDRE                                         r  VGA/vsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.099     9.646    spaceship/SR[0]
    SLICE_X83Y104        FDRE                                         r  spaceship/speed_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X83Y104        FDRE                                         r  spaceship/speed_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.631ns (17.075%)  route 7.921ns (82.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.005     9.552    spaceship/SR[0]
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.593    -1.428    spaceship/clk108mhz
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.631ns (17.075%)  route 7.921ns (82.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.005     9.552    spaceship/SR[0]
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.593    -1.428    spaceship/clk108mhz
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.509ns  (logic 1.631ns (17.152%)  route 7.878ns (82.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.962     9.509    spaceship/SR[0]
    SLICE_X82Y105        FDRE                                         r  spaceship/speed_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X82Y105        FDRE                                         r  spaceship/speed_x_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.371ns  (logic 1.631ns (17.406%)  route 7.740ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.823     9.371    spaceship/SR[0]
    SLICE_X82Y106        FDRE                                         r  spaceship/speed_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X82Y106        FDRE                                         r  spaceship/speed_x_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.247ns (13.407%)  route 1.598ns (86.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.598     1.846    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X72Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.805    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X72Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.279ns  (logic 0.317ns (13.892%)  route 1.962ns (86.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.962     2.237    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.042     2.279 r  spaceship/pos_x[6]_i_1/O
                         net (fo=1, routed)           0.000     2.279    spaceship/pos_x[6]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.320ns (14.006%)  route 1.962ns (85.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.962     2.237    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.045     2.282 r  spaceship/pos_x[10]_i_2/O
                         net (fo=1, routed)           0.000     2.282    spaceship/pos_x[10]_i_2_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.318ns (13.918%)  route 1.964ns (86.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.964     2.239    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.043     2.282 r  spaceship/pos_x[5]_i_1/O
                         net (fo=1, routed)           0.000     2.282    spaceship/pos_x[5]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.320ns (13.993%)  route 1.964ns (86.007%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.964     2.239    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.045     2.284 r  spaceship/pos_x[3]_i_1/O
                         net (fo=1, routed)           0.000     2.284    spaceship/pos_x[3]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.963%)  route 2.146ns (87.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.146     2.420    spaceship/CPU_RESETN_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.465 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000     2.465    spaceship/clock_enable_i_1_n_0
    SLICE_X85Y108        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X85Y108        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.475ns  (logic 0.320ns (12.910%)  route 2.156ns (87.090%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.156     2.430    spaceship/CPU_RESETN_IBUF
    SLICE_X82Y108        LUT5 (Prop_lut5_I3_O)        0.045     2.475 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.475    spaceship/pos_x[0]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X82Y108        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.560ns  (logic 0.320ns (12.486%)  route 2.240ns (87.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.240     2.515    spaceship/CPU_RESETN_IBUF
    SLICE_X88Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.560 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.560    spaceship/pos_y[0]_i_1_n_0
    SLICE_X88Y106        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.872    -0.800    spaceship/clk108mhz
    SLICE_X88Y106        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.610ns  (logic 0.320ns (12.244%)  route 2.290ns (87.756%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.290     2.565    spaceship/CPU_RESETN_IBUF
    SLICE_X84Y110        LUT4 (Prop_lut4_I2_O)        0.045     2.610 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.610    spaceship/pos_x[1]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.870    -0.803    spaceship/clk108mhz
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.613ns  (logic 0.323ns (12.345%)  route 2.290ns (87.655%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.290     2.565    spaceship/CPU_RESETN_IBUF
    SLICE_X84Y110        LUT4 (Prop_lut4_I2_O)        0.048     2.613 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.613    spaceship/pos_x[2]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.870    -0.803    spaceship/clk108mhz
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/vsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.853ns  (logic 1.631ns (16.553%)  route 8.222ns (83.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.306     9.853    VGA/vsync/SR[0]
    SLICE_X86Y113        FDRE                                         r  VGA/vsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.591    -1.430    VGA/vsync/clk108mhz
    SLICE_X86Y113        FDRE                                         r  VGA/vsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.099     9.646    spaceship/SR[0]
    SLICE_X83Y104        FDRE                                         r  spaceship/speed_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X83Y104        FDRE                                         r  spaceship/speed_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_y_shifted_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.583ns  (logic 1.631ns (17.020%)  route 7.952ns (82.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.035     9.583    accelerometer/SR[0]
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.595    -1.426    accelerometer/clk108mhz
    SLICE_X84Y101        FDRE                                         r  accelerometer/accel_y_shifted_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.631ns (17.075%)  route 7.921ns (82.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.005     9.552    spaceship/SR[0]
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.593    -1.428    spaceship/clk108mhz
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.631ns (17.075%)  route 7.921ns (82.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          3.005     9.552    spaceship/SR[0]
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.593    -1.428    spaceship/clk108mhz
    SLICE_X83Y107        FDRE                                         r  spaceship/speed_x_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.509ns  (logic 1.631ns (17.152%)  route 7.878ns (82.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.962     9.509    spaceship/SR[0]
    SLICE_X82Y105        FDRE                                         r  spaceship/speed_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X82Y105        FDRE                                         r  spaceship/speed_x_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.371ns  (logic 1.631ns (17.406%)  route 7.740ns (82.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.916     6.423    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.823     9.371    spaceship/SR[0]
    SLICE_X82Y106        FDRE                                         r  spaceship/speed_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         1.594    -1.427    spaceship/clk108mhz
    SLICE_X82Y106        FDRE                                         r  spaceship/speed_x_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.247ns (13.407%)  route 1.598ns (86.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.598     1.846    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X72Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.868    -0.805    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X72Y99         FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.279ns  (logic 0.317ns (13.892%)  route 1.962ns (86.108%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.962     2.237    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.042     2.279 r  spaceship/pos_x[6]_i_1/O
                         net (fo=1, routed)           0.000     2.279    spaceship/pos_x[6]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.320ns (14.006%)  route 1.962ns (85.994%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.962     2.237    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.045     2.282 r  spaceship/pos_x[10]_i_2/O
                         net (fo=1, routed)           0.000     2.282    spaceship/pos_x[10]_i_2_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.318ns (13.918%)  route 1.964ns (86.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.964     2.239    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.043     2.282 r  spaceship/pos_x[5]_i_1/O
                         net (fo=1, routed)           0.000     2.282    spaceship/pos_x[5]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.320ns (13.993%)  route 1.964ns (86.007%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.964     2.239    spaceship/CPU_RESETN_IBUF
    SLICE_X81Y109        LUT3 (Prop_lut3_I1_O)        0.045     2.284 r  spaceship/pos_x[3]_i_1/O
                         net (fo=1, routed)           0.000     2.284    spaceship/pos_x[3]_i_1_n_0
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.866    -0.806    spaceship/clk108mhz
    SLICE_X81Y109        FDSE                                         r  spaceship/pos_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.963%)  route 2.146ns (87.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.146     2.420    spaceship/CPU_RESETN_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.045     2.465 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000     2.465    spaceship/clock_enable_i_1_n_0
    SLICE_X85Y108        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X85Y108        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.475ns  (logic 0.320ns (12.910%)  route 2.156ns (87.090%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.156     2.430    spaceship/CPU_RESETN_IBUF
    SLICE_X82Y108        LUT5 (Prop_lut5_I3_O)        0.045     2.475 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.475    spaceship/pos_x[0]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X82Y108        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.560ns  (logic 0.320ns (12.486%)  route 2.240ns (87.514%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.240     2.515    spaceship/CPU_RESETN_IBUF
    SLICE_X88Y106        LUT5 (Prop_lut5_I2_O)        0.045     2.560 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.560    spaceship/pos_y[0]_i_1_n_0
    SLICE_X88Y106        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.872    -0.800    spaceship/clk108mhz
    SLICE_X88Y106        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.610ns  (logic 0.320ns (12.244%)  route 2.290ns (87.756%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.290     2.565    spaceship/CPU_RESETN_IBUF
    SLICE_X84Y110        LUT4 (Prop_lut4_I2_O)        0.045     2.610 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.610    spaceship/pos_x[1]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.870    -0.803    spaceship/clk108mhz
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.613ns  (logic 0.323ns (12.345%)  route 2.290ns (87.655%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.290     2.565    spaceship/CPU_RESETN_IBUF
    SLICE_X84Y110        LUT4 (Prop_lut4_I2_O)        0.048     2.613 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.613    spaceship/pos_x[2]_i_1_n_0
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=324, routed)         0.870    -0.803    spaceship/clk108mhz
    SLICE_X84Y110        FDRE                                         r  spaceship/pos_x_reg[2]/C





