APMU_CCIC0,VAR_0
APMU_CCIC1,VAR_1
APMU_SDH0,VAR_2
ARRAY_SIZE,FUNC_0
CLK_SET_RATE_PARENT,VAR_3
MMP2_CLK_CCIC0_MIX,VAR_4
MMP2_CLK_CCIC1_MIX,VAR_5
apmu_div_clks,VAR_6
apmu_gate_clks,VAR_7
apmu_mux_clks,VAR_8
ccic0_lock,VAR_9
ccic0_mix_config,VAR_10
ccic1_lock,VAR_11
ccic1_mix_config,VAR_12
ccic_parent_names,VAR_13
mmp_clk_add,FUNC_1
mmp_clk_register_mix,FUNC_2
mmp_register_div_clks,FUNC_3
mmp_register_gate_clks,FUNC_4
mmp_register_mux_clks,FUNC_5
sdh_lock,VAR_14
sdh_mix_config,VAR_15
sdh_parent_names,VAR_16
mmp2_axi_periph_clk_init,FUNC_6
pxa_unit,VAR_17
clk,VAR_18
unit,VAR_19
