#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module full_system
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v":5:7:5:15|Synthesizing module CLK_26MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_1KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v":13:7:13:26|Synthesizing module clock_div_26MHZ_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Optimizing register bit num_cycles[1] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Pruning register bit 1 of num_cycles[2:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":21:7:21:19|Synthesizing module orbit_control

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_read_address[18:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_write_address[18:0] 

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning bit 1 of enable_buffer[1:0] -- not in use ...

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":1:7:1:16|Synthesizing module spi_master

@A: CL110 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":98:4:98:5|Too many clocks (> 8) for set/reset analysis of busy_enable, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":98:4:98:5|Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":98:4:98:5|Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":22:7:22:22|Synthesizing module spi_mode_config2

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":21:7:21:20|Synthesizing module sram_interface

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit ce to a constant 0
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register ce 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v":22:7:22:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":9:7:9:17|Synthesizing module full_system

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":360:20:360:40|Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[3] to a constant 0
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 1 of write_counter[3:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 2 of read_counter[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":207:4:207:9|Trying to extract state machine for register state_q
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Optimizing register bit cntr[13] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Pruning register bit 13 of cntr[13:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 90MB peak: 176MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Apr 04 19:26:11 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 04 19:26:13 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Mon Apr 04 19:26:13 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 04 19:26:14 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":207:4:207:9|Removing sequential instance new_data_q of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)



@S |Clock Summary
*****************

Start                                                    Requested     Requested     Clock        Clock               
Clock                                                    Frequency     Period        Type         Group               
----------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_8 
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_1 
clock_div_1MHZ_100KHZ|clk_out_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_4 
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     10.000        inferred     Inferred_clkgroup_5 
memory_controller|next_read_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_3 
memory_controller|next_write_inferred_clock              100.0 MHz     10.000        inferred     Inferred_clkgroup_0 
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_6 
spi_master|busy_inferred_clock                           100.0 MHz     10.000        inferred     Inferred_clkgroup_7 
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_10
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_9 
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_2 
======================================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 105 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Found inferred clock spi_master|busy_inferred_clock which controls 66 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":23:0:23:5|Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 87 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":98:4:98:5|Found inferred clock spi_master|un1_rst_1_inferred_clock which controls 1 sequential elements including spi_master_0.chip_rdy. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":98:4:98:5|Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock which controls 1 sequential elements including spi_master_0.busy_enable. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 04 19:26:16 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":32:19:32:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v":40:0:40:5|Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: MF176 |Default generator successful 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":207:4:207:9|Found counter in view:work.spi_master(verilog) inst ctr_q[2:0]
Encoding state machine state_q[2:0] (view:work.spi_master(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":904:4:904:9|Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:04s; Memory used current: 132MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:05s; Memory used current: 127MB peak: 135MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":107:4:107:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:06s; Memory used current: 125MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:06s; Memory used current: 126MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 128MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 127MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 128MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 142MB peak: 144MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                        Fanout, notes                   
----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                           753 : 747 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q        43                              
spi_master_0.chip_rdy / Q                         31                              
sram_interface_0.weVAL / Q                        32                              
spi_mode_config2_0.config_cntr_b[1] / Q           26                              
spi_mode_config2_0.byte_tracker_b / Q             28                              
memory_controller_0.mag_prev[0] / Q               86                              
memory_controller_0.write_m1_e / Y                84                              
memory_controller_0.un1_schedule / Y              77                              
memory_controller_0.data_buffer_4_sn_m1 / Y       80                              
memory_controller_0.num_cycles11_0 / Y            64                              
memory_controller_0.un1_GEIG_DATA_NE / Y          125                             
geig_data_handling_0.m8 / Y                       41                              
spi_mode_config2_0.state_b_3_i_a3_0_o2[1] / Y     29                              
==================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock 
@N: FP130 |Promoting Net clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT on CLKINT  clock_div_26MHZ_1MHZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:11s; Memory used current: 142MB peak: 144MB)

Replicating Combinational Instance spi_mode_config2_0.state_b_3_i_a3_0_o2[1], fanout 29 segments 2
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 125 segments 6
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 64 segments 3
Replicating Combinational Instance memory_controller_0.data_buffer_4_sn_m1, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.un1_schedule, fanout 77 segments 4
Replicating Combinational Instance memory_controller_0.write_m1_e, fanout 84 segments 4
Replicating Sequential Instance memory_controller_0.mag_prev[0], fanout 86 segments 4
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 28 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[1], fanout 26 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 31 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 760 segments 32
Buffering RESET_IN_L8_c, fanout 33 segments 2
Buffering CLK_48MHZ_c, fanout 33 segments 2

Added 2 Buffers
Added 57 Cells via replication
	Added 8 Sequential Cells via replication
	Added 49 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:11s; Memory used current: 142MB peak: 144MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 756 clock pin(s) of sequential element(s)
0 instances converted, 756 sequential instances remain driven by gated/generated clocks

================================================================================================================================== Gated/Generated Clocks ===================================================================================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Fanout     Sample Instance                             Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out                                  DFN1P0                 89         timestamp_0.TIMESTAMP[23]                   No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       CLK_26MHZ_0.Core                                               PLL                    87         spi_mode_config2_0.state_b[2]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       clock_div_26MHZ_1MHZ_0.clk_out                                 DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]         No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       memory_controller_0.next_read                                  DFN1E1C0               19         read_address_traversal_0.chip_select        No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       memory_controller_0.next_write                                 DFN1E1C0               19         write_address_traversal_0.chip_select       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       clock_div_1MHZ_100KHZ_0.clk_out                                DFN1P0                 17         geig_data_handling_0.geig_counts[15]        No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0007       spi_mode_config2_0.next_b                                      DFN1E1C0               10         read_buffer_0.position[1]                   No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0008       reset_pulse_0.CLK_OUT_48MHZ                                    NOR2B                  426        sram_interface_0.read_counter[1]            No clocks found on inputs                                                                                                     
@K:CKID0009       spi_master_0.busy_enable_RNIL01R                               NOR3B                  50         spi_mode_config2_0.tx_packet_counter[5]     No clocks found on inputs                                                                                                     
@K:CKID0010       spi_master_0.un1_rst_1_inferred_clock_RNO                      MX2A                   2          spi_master_0.chip_rdy_0                     No clocks found on inputs                                                                                                     
@K:CKID0011       spi_master_0.un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO     MX2                    1          spi_master_0.busy_enable                    No clocks found on inputs                                                                                                     
=============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:11s; Memory used current: 137MB peak: 144MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:12s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 141MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"

@W: MT420 |Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"

@W: MT420 |Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_busy_enable_1_sqmuxa_1"

@W: MT420 |Found inferred clock spi_master|un1_rst_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_rst_1"

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 04 19:26:36 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.392

                                                         Requested     Estimated     Requested     Estimated                Clock        Clock               
Starting Clock                                           Frequency     Frequency     Period        Period        Slack      Type         Group               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     100.4 MHz     10.000        9.956         0.044      inferred     Inferred_clkgroup_8 
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     82.0 MHz      10.000        12.190        -2.190     inferred     Inferred_clkgroup_1 
clock_div_1MHZ_100KHZ|clk_out_inferred_clock             100.0 MHz     87.8 MHz      10.000        11.385        -1.385     inferred     Inferred_clkgroup_4 
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_5 
memory_controller|next_read_inferred_clock               100.0 MHz     92.9 MHz      10.000        10.759        -0.759     inferred     Inferred_clkgroup_3 
memory_controller|next_write_inferred_clock              100.0 MHz     90.9 MHz      10.000        11.002        -1.002     inferred     Inferred_clkgroup_0 
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     48.8 MHz      10.000        20.472        -9.392     inferred     Inferred_clkgroup_6 
spi_master|busy_inferred_clock                           100.0 MHz     74.7 MHz      10.000        13.385        -3.385     inferred     Inferred_clkgroup_7 
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_10
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_9 
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_2 
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                              |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                                |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock           |  10.000      -1.002  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  10.000      -2.190  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock                |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock            |  10.000      -0.759  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock          |  10.000      -1.385  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock           |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock                |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  10.000      -9.392  |  10.000      0.380   |  5.000       -3.943  |  5.000       -5.236
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                        |  No paths    -       |  10.000      -3.385  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                          |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                          |  10.000      0.044   |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_master|un1_rst_1_inferred_clock           spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|un1_rst_1_inferred_clock           CLK_26MHZ|GLA_inferred_clock                          |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
==============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                              Arrival          
Instance                           Reference                        Type         Pin     Net             Time        Slack
                                   Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[1]      0.797       0.044
spi_mode_config2_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[5]     0.797       0.127
spi_mode_config2_0.state_b[0]      CLK_26MHZ|GLA_inferred_clock     DFN1P0       Q       state_b[0]      0.628       0.168
spi_mode_config2_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[4]     0.797       0.361
spi_mode_config2_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[3]     0.797       0.371
spi_mode_config2_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]      0.797       0.601
spi_mode_config2_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       rst_cntr[0]     0.797       1.438
spi_mode_config2_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[1]     0.797       1.454
spi_mode_config2_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[6]     0.797       1.656
spi_mode_config2_0.rst_cntr[8]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[8]     0.797       1.903
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                        Required          
Instance                             Reference                        Type         Pin     Net                       Time         Slack
                                     Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]        CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_40                      9.380        0.044
spi_mode_config2_0.ss_b              CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     D       N_71                      9.455        0.273
spi_mode_config2_0.rst_cntr[0]       CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       N_36                      9.417        0.788
spi_mode_config2_0.byte_out_b[0]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
spi_mode_config2_0.byte_out_b[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     E       byte_out_b_1_sqmuxa_1     9.530        0.954
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.044

    Number of logic level(s):                4
    Starting point:                          spi_mode_config2_0.state_b[1] / Q
    Ending point:                            spi_mode_config2_0.state_b[2] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[1]                DFN1C0     Q        Out     0.797     0.797       -         
state_b[1]                                   Net        -        -       1.542     -           15        
spi_mode_config2_0.state_b_RNITQEP[1]        OR2A       B        In      -         2.339       -         
spi_mode_config2_0.state_b_RNITQEP[1]        OR2A       Y        Out     0.699     3.039       -         
N_320                                        Net        -        -       1.575     -           16        
spi_mode_config2_0.state_b_RNIT9661[2]       OR2        A        In      -         4.614       -         
spi_mode_config2_0.state_b_RNIT9661[2]       OR2        Y        Out     0.549     5.162       -         
N_563_0                                      Net        -        -       1.608     -           17        
spi_mode_config2_0.rst_cntr_RNIM9355[10]     OA1B       C        In      -         6.770       -         
spi_mode_config2_0.rst_cntr_RNIM9355[10]     OA1B       Y        Out     0.568     7.338       -         
byte_out_b_1_sqmuxa_1                        Net        -        -       1.239     -           10        
spi_mode_config2_0.state_b_RNO[2]            OA1C       C        In      -         8.576       -         
spi_mode_config2_0.state_b_RNO[2]            OA1C       Y        Out     0.526     9.103       -         
N_40                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.state_b[2]                DFN1C0     D        In      -         9.336       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.956 is 3.760(37.8%) logic and 6.197(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                       0.797       -2.190
orbit_control_0.cntr[1]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                       0.797       -1.763
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -1.386
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.162
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -1.110
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.081
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[11]     0.628       -0.926
timestamp_0.TIMESTAMP[6]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[6]      0.797       -0.918
orbit_control_0.cntr[2]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]                       0.797       -0.805
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.628       -0.774
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -2.190
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -1.690
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -1.386
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -0.865
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        -0.854
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.224
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -0.029
orbit_control_0.cntr[9]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9           9.417        -0.018
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.297 
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        0.386 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.190

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         10.354      -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     11.374      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.607      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.190 is 8.575(70.3%) logic and 3.615(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.927       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.947      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.180      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.763 is 8.453(71.9%) logic and 3.310(28.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.107
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.690

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         10.354      -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.874      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         11.107      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.690 is 8.075(69.1%) logic and 3.615(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.803
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.386

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                           Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIQJM1[3]       NOR2B      A        In      -         2.660       -         
timestamp_0.TIMESTAMP_RNIQJM1[3]       NOR2B      Y        Out     0.556     3.216       -         
TIMESTAMP_c3                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNICOBE1[4]      NOR3C      C        In      -         3.801       -         
timestamp_0.TIMESTAMP_RNICOBE1[4]      NOR3C      Y        Out     0.694     4.495       -         
TIMESTAMP_c12                          Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR3C      A        In      -         5.422       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR3C      Y        Out     0.502     5.924       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         6.509       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     7.165       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         7.749       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     8.405       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      A        In      -         8.685       -         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      Y        Out     0.556     9.241       -         
TIMESTAMP_c20                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       B        In      -         9.521       -         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       Y        Out     1.049     10.570      -         
TIMESTAMP_n22                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]              DFN1C0     D        In      -         10.803      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.386 is 6.705(58.9%) logic and 4.681(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.263

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.927       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.447      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.680      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.263 is 7.953(70.6%) logic and 3.310(29.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -1.385
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.300
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.149
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       -0.835
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       -0.644
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       -0.524
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       0.214 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       1.216 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       2.052 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       2.888 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.385
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -1.182
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.455        -0.346
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        0.490 
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        0.659 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        1.448 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        2.589 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        3.426 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.417        3.647 
geig_data_handling_0.geig_counts[4]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n4      9.417        4.175 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.385

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.311       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.169       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.825       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.105       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     4.661       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         4.941       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.497       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.777       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.333       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         6.918       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.597       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.876       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.433       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         8.713       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     9.269       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.549       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.569      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.802      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.385 is 7.173(63.0%) logic and 4.212(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.718
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.300

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.226       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.084       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.740       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.020       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     4.577       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         4.856       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.413       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.692       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.249       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         6.833       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.512       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.792       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.348       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         8.628       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     9.184       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.464       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.485      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.718      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.300 is 7.019(62.1%) logic and 4.281(37.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.182

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.311       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.169       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.825       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.105       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     4.661       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         4.941       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.497       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.777       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.333       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         6.918       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.597       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.876       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.433       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         8.713       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     9.269       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.549       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.404      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.637      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.182 is 6.970(62.3%) logic and 4.212(37.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         2.933       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.589       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         3.869       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     4.425       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         4.705       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.261       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.541       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.098       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         6.682       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.361       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.641       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.197       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         8.477       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     9.033       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.313       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.333      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.567      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.149 is 7.211(64.7%) logic and 3.939(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.097

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.226       -         
geig_counts_c2                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        B        In      -         3.084       -         
geig_data_handling_0.geig_counts_RNI88F31[3]      NOR3C        Y        Out     0.656     3.740       -         
geig_counts_c6                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        A        In      -         4.020       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.556     4.577       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         4.856       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.413       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.692       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.249       -         
geig_counts_c9                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        B        In      -         6.833       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.679     7.512       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        A        In      -         7.792       -         
geig_data_handling_0.geig_counts_RNIKM382[12]     NOR2B        Y        Out     0.556     8.348       -         
geig_counts_c12                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        A        In      -         8.628       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.556     9.184       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.464       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.319      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.552      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.097 is 6.816(61.4%) logic and 4.281(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.759
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.654
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.502 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.636 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.679 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.688 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       0.708 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.786 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.838 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.632 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.759
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.173 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.528 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.152 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.461 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.131 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.440 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.059 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.110 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.332 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.759

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.292       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.877       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.576       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.161       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.973       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.253       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.952       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.232       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.931       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.211       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.910       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.190       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.889       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.169       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.868       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.101      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.759 is 6.852(63.7%) logic and 3.907(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.655

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.064       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.764       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.997       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.655 is 6.822(64.0%) logic and 3.833(36.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.173

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.292       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.877       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.576       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.161       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.973       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.253       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.952       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.232       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.931       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.211       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.910       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.190       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.889       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.169       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.827 is 6.153(62.6%) logic and 3.674(37.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.278

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.064       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.722 is 6.123(63.0%) logic and 3.600(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.734       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.315       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.900       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.712       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.991       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.691       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.970       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.670       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.949       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.649       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.928       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.628       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.907       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.607       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.498 is 6.175(65.0%) logic and 3.323(35.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival           
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack 
                                          Clock                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       -1.002
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       -0.993
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       0.512 
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.491 
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[8]      0.797       1.880 
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.797       1.933 
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[12]     0.797       1.939 
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.797       2.055 
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       2.056 
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       2.746 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required           
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack 
                                          Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_28                  9.342        -1.002
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        -0.069
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        0.344 
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        0.442 
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.720 
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        0.910 
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.282 
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n13           9.417        1.289 
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.653 
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        1.889 
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.002

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.411       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.111      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.344      -         
==============================================================================================================
Total path delay (propagation time + setup) of 11.002 is 6.739(61.3%) logic and 4.263(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.335
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.993

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.403       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.102      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.335      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.993 is 6.709(61.0%) logic and 4.284(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.411
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.069

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.374       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.932       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.911       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.495       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.195       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.474       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.174       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.453       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.153       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.432       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.132       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.411       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.069 is 6.040(60.0%) logic and 4.029(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.060

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.403       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.060 is 6.010(59.7%) logic and 4.051(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.344

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0     Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net        -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3              OR2B       B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B       Y        Out     0.558     2.374       -         
N_8                                            Net        -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A       B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2      OR2A       Y        Out     0.699     3.932       -         
N_22                                           Net        -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2      OR2A       B        In      -         4.211       -         
write_address_traversal_0.address_n4_0_o2      OR2A       Y        Out     0.699     4.911       -         
N_23                                           Net        -        -       0.585     -           3         
write_address_traversal_0.address_m6_0_a2      NOR3B      C        In      -         5.495       -         
write_address_traversal_0.address_m6_0_a2      NOR3B      Y        Out     0.528     6.024       -         
address_N_13_mux                               Net        -        -       0.858     -           4         
write_address_traversal_0.address_n17_0_o2     OR3C       A        In      -         6.882       -         
write_address_traversal_0.address_n17_0_o2     OR3C       Y        Out     0.568     7.449       -         
N_36                                           Net        -        -       0.280     -           2         
write_address_traversal_0.chip_select_RNO      AX1        A        In      -         7.729       -         
write_address_traversal_0.chip_select_RNO      AX1        Y        Out     1.073     8.802       -         
chip_select_RNO_0                              Net        -        -       0.233     -           1         
write_address_traversal_0.chip_select          DFN1C0     D        In      -         9.036       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.656 is 5.374(55.7%) logic and 4.282(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[40]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[40]     0.797       -9.392
memory_controller_0.geig_prev[14]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[14]     0.797       -9.242
memory_controller_0.geig_prev[39]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[39]     0.797       -9.078
memory_controller_0.geig_prev[15]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[15]     0.797       -8.928
memory_controller_0.geig_prev[21]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[21]     0.797       -8.839
memory_controller_0.geig_prev[44]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[44]     0.797       -8.799
memory_controller_0.geig_prev[36]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[36]     0.797       -8.589
memory_controller_0.geig_prev[18]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[18]     0.797       -8.555
memory_controller_0.geig_prev[27]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[27]     0.797       -8.555
memory_controller_0.geig_prev[22]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[22]     0.797       -8.525
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                 Required           
Instance                               Reference                                    Type         Pin     Net                    Time         Slack 
                                       Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       write_count_6[2]       9.417        -9.392
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]         9.380        -8.839
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]         9.380        -8.831
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]         9.417        -8.743
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]         9.380        -8.735
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]         9.380        -8.735
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]         9.417        -8.437
memory_controller_0.write_count[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       I_12_3                 9.417        -7.939
memory_controller_0.cmd_out[0]         reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     D       next_read_1_sqmuxa     9.417        -7.850
memory_controller_0.schedule_2[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]         9.380        -7.769
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.392

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[40] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[40]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[40]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4L22[40]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI4L22[40]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_40                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIOO34[39]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIOO34[39]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_3                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNION58[36]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNION58[36]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_9                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIS45P[0]         OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIS45P[0]         OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI46981[11]       OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNI46981[11]       OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.239     -           10        
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      B        In      -         6.496       -         
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      Y        Out     0.440     6.936       -         
un1_schedule_20_a0_2_0                           Net        -        -       0.585     -           3         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      A        In      -         7.521       -         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      Y        Out     0.720     8.241       -         
schedule_m3_i_a3_0_1                             Net        -        -       0.927     -           5         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       B        In      -         9.168       -         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       Y        Out     0.556     9.725       -         
un1_schedule_20                                  Net        -        -       1.608     -           17        
memory_controller_0.busy_hold_RNIUNG95           NOR2B      B        In      -         11.333      -         
memory_controller_0.busy_hold_RNIUNG95           NOR2B      Y        Out     0.679     12.011      -         
write_m1_e_2                                     Net        -        -       0.858     -           4         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      A        In      -         12.869      -         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      Y        Out     0.556     13.426      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         15.152      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.830      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         16.110      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.666      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.900      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.913      -         
I_14_3                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           OA1A       C        In      -         18.146      -         
memory_controller_0.write_count_RNO[2]           OA1A       Y        Out     0.430     18.576      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.810      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.392 is 10.305(53.1%) logic and 9.087(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.242

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.geig_prev[14] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[14]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[14]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6HS1[14]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI6HS1[14]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_14                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE4P3[15]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIE4P3[15]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_5                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4HI7[15]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI4HI7[15]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_10                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI814F[11]        OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI814F[11]        OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_13                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI46981[11]       OR2        A        In      -         4.559       -         
memory_controller_0.geig_prev_RNI46981[11]       OR2        Y        Out     0.549     5.107       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.239     -           10        
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      B        In      -         6.346       -         
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      Y        Out     0.440     6.786       -         
un1_schedule_20_a0_2_0                           Net        -        -       0.585     -           3         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      A        In      -         7.370       -         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      Y        Out     0.720     8.091       -         
schedule_m3_i_a3_0_1                             Net        -        -       0.927     -           5         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       B        In      -         9.018       -         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       Y        Out     0.556     9.574       -         
un1_schedule_20                                  Net        -        -       1.608     -           17        
memory_controller_0.busy_hold_RNIUNG95           NOR2B      B        In      -         11.182      -         
memory_controller_0.busy_hold_RNIUNG95           NOR2B      Y        Out     0.679     11.861      -         
write_m1_e_2                                     Net        -        -       0.858     -           4         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      A        In      -         12.719      -         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      Y        Out     0.556     13.275      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         15.001      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.680      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         15.960      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.516      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.749      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.762      -         
I_14_3                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           OA1A       C        In      -         17.996      -         
memory_controller_0.write_count_RNO[2]           OA1A       Y        Out     0.430     18.426      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.659      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.242 is 10.155(52.8%) logic and 9.087(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.078

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[39] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[39]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[39]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIOO34[39]        XO1        B        In      -         1.030       -         
memory_controller_0.geig_prev_RNIOO34[39]        XO1        Y        Out     0.891     1.921       -         
un1_GEIG_DATA_NE_37_3                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNION58[36]        OR3        C        In      -         2.154       -         
memory_controller_0.geig_prev_RNION58[36]        OR3        Y        Out     0.812     2.966       -         
un1_GEIG_DATA_NE_37_9                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIS45P[0]         OR3        C        In      -         3.199       -         
memory_controller_0.geig_prev_RNIS45P[0]         OR3        Y        Out     0.812     4.011       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI46981[11]       OR2        B        In      -         4.245       -         
memory_controller_0.geig_prev_RNI46981[11]       OR2        Y        Out     0.699     4.944       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.239     -           10        
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      B        In      -         6.183       -         
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      Y        Out     0.440     6.622       -         
un1_schedule_20_a0_2_0                           Net        -        -       0.585     -           3         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      A        In      -         7.207       -         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      Y        Out     0.720     7.927       -         
schedule_m3_i_a3_0_1                             Net        -        -       0.927     -           5         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       B        In      -         8.854       -         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       Y        Out     0.556     9.411       -         
un1_schedule_20                                  Net        -        -       1.608     -           17        
memory_controller_0.busy_hold_RNIUNG95           NOR2B      B        In      -         11.019      -         
memory_controller_0.busy_hold_RNIUNG95           NOR2B      Y        Out     0.679     11.697      -         
write_m1_e_2                                     Net        -        -       0.858     -           4         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      A        In      -         12.555      -         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      Y        Out     0.556     13.112      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         14.838      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.517      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         15.796      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.353      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.586      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.599      -         
I_14_3                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           OA1A       C        In      -         17.832      -         
memory_controller_0.write_count_RNO[2]           OA1A       Y        Out     0.430     18.262      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.496      -         
=============================================================================================================
Total path delay (propagation time + setup) of 19.078 is 10.224(53.6%) logic and 8.854(46.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      18.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.928

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.geig_prev[15] / Q
    Ending point:                            memory_controller_0.write_count[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[15]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[15]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIE4P3[15]        XO1        B        In      -         1.030       -         
memory_controller_0.geig_prev_RNIE4P3[15]        XO1        Y        Out     0.891     1.921       -         
un1_GEIG_DATA_NE_37_5                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4HI7[15]        OR3        C        In      -         2.154       -         
memory_controller_0.geig_prev_RNI4HI7[15]        OR3        Y        Out     0.812     2.966       -         
un1_GEIG_DATA_NE_37_10                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI814F[11]        OR3        C        In      -         3.199       -         
memory_controller_0.geig_prev_RNI814F[11]        OR3        Y        Out     0.812     4.011       -         
un1_GEIG_DATA_NE_37_13                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI46981[11]       OR2        A        In      -         4.245       -         
memory_controller_0.geig_prev_RNI46981[11]       OR2        Y        Out     0.549     4.793       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.239     -           10        
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      B        In      -         6.032       -         
memory_controller_0.mag_prev_0_RNI5COB1[0]       NOR2A      Y        Out     0.440     6.472       -         
un1_schedule_20_a0_2_0                           Net        -        -       0.585     -           3         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      A        In      -         7.057       -         
memory_controller_0.mag_prev_0_RNIQBDS3_0[0]     NOR3B      Y        Out     0.720     7.777       -         
schedule_m3_i_a3_0_1                             Net        -        -       0.927     -           5         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       B        In      -         8.704       -         
memory_controller_0.mag_prev_0_RNIP4TQ4_0[0]     NOR2       Y        Out     0.556     9.260       -         
un1_schedule_20                                  Net        -        -       1.608     -           17        
memory_controller_0.busy_hold_RNIUNG95           NOR2B      B        In      -         10.868      -         
memory_controller_0.busy_hold_RNIUNG95           NOR2B      Y        Out     0.679     11.547      -         
write_m1_e_2                                     Net        -        -       0.858     -           4         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      A        In      -         12.405      -         
memory_controller_0.busy_hold_RNI9QEB8_3         NOR2B      Y        Out     0.556     12.961      -         
write_count_0_sqmuxa_1                           Net        -        -       1.726     -           21        
memory_controller_0.un1_write_count_4.I_1        AND2       B        In      -         14.688      -         
memory_controller_0.un1_write_count_4.I_1        AND2       Y        Out     0.679     15.366      -         
DWACT_ADD_CI_0_TMP[0]                            Net        -        -       0.280     -           2         
memory_controller_0.un1_write_count_4.I_15       NOR2B      A        In      -         15.646      -         
memory_controller_0.un1_write_count_4.I_15       NOR2B      Y        Out     0.556     16.202      -         
DWACT_ADD_CI_0_g_array_1[0]                      Net        -        -       0.233     -           1         
memory_controller_0.un1_write_count_4.I_14       XOR2       B        In      -         16.435      -         
memory_controller_0.un1_write_count_4.I_14       XOR2       Y        Out     1.013     17.448      -         
I_14_3                                           Net        -        -       0.233     -           1         
memory_controller_0.write_count_RNO[2]           OA1A       C        In      -         17.682      -         
memory_controller_0.write_count_RNO[2]           OA1A       Y        Out     0.430     18.112      -         
write_count_6[2]                                 Net        -        -       0.233     -           1         
memory_controller_0.write_count[2]               DFN1C0     D        In      -         18.345      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.928 is 10.074(53.2%) logic and 8.854(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      18.219
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.839

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[21] / Q
    Ending point:                            memory_controller_0.schedule_2[4] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                            Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[21]               DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[21]                                   Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI2FU1[21]       XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI2FU1[21]       XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_21                                Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI60T3[22]       XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI60T3[22]       XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_11                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI42L9[19]       OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNI42L9[19]       OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_18                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI8RFH[24]       OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI8RFH[24]       OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_21                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM65I1[24]      OR3        C        In      -         4.559       -         
memory_controller_0.geig_prev_RNIM65I1[24]      OR3        Y        Out     0.812     5.371       -         
un1_GEIG_DATA_NE_38                             Net        -        -       1.288     -           11        
memory_controller_0.geig_prev_RNIQCEQ2[11]      OR2        A        In      -         6.658       -         
memory_controller_0.geig_prev_RNIQCEQ2[11]      OR2        Y        Out     0.549     7.207       -         
geig_buffer4                                    Net        -        -       1.706     -           20        
memory_controller_0.schedule_RNICPQA4[5]        NOR2B      B        In      -         8.913       -         
memory_controller_0.schedule_RNICPQA4[5]        NOR2B      Y        Out     0.679     9.592       -         
schedule_1_sqmuxa                               Net        -        -       0.233     -           1         
memory_controller_0.schedule_2_RNIED6Q4[4]      OR2        A        In      -         9.825       -         
memory_controller_0.schedule_2_RNIED6Q4[4]      OR2        Y        Out     0.549     10.374      -         
schedule_9[2]                                   Net        -        -       0.858     -           4         
memory_controller_0.mag_prev_RNI0F875[0]        NOR2       B        In      -         11.232      -         
memory_controller_0.mag_prev_RNI0F875[0]        NOR2       Y        Out     0.699     11.931      -         
schedule_1_sqmuxa_1_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIC5B1A[0]        AO1A       B        In      -         12.164      -         
memory_controller_0.mag_prev_RNIC5B1A[0]        AO1A       Y        Out     0.613     12.777      -         
schedule_15[3]                                  Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNIQIHRE[0]        NOR2       A        In      -         13.057      -         
memory_controller_0.mag_prev_RNIQIHRE[0]        NOR2       Y        Out     0.393     13.450      -         
un1_schedule_13                                 Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNINFQEN          AO1C       B        In      -         13.683      -         
memory_controller_0.read_prev_RNINFQEN          AO1C       Y        Out     0.645     14.328      -         
schedule_0_sn_N_4                               Net        -        -       1.188     -           8         
memory_controller_0.schedule_2_RNIJOET41[4]     OA1A       B        In      -         15.516      -         
memory_controller_0.schedule_2_RNIJOET41[4]     OA1A       Y        Out     0.705     16.221      -         
schedule_210[4]                                 Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_0_RNINFF3K2[0]     MX2        A        In      -         16.454      -         
memory_controller_0.mag_prev_0_RNINFF3K2[0]     MX2        Y        Out     0.626     17.080      -         
schedule_21[4]                                  Net        -        -       0.280     -           2         
memory_controller_0.schedule_2_RNO[4]           MX2        A        In      -         17.360      -         
memory_controller_0.schedule_2_RNO[4]           MX2        Y        Out     0.626     17.985      -         
schedule_29[4]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[4]               DFN1C0     D        In      -         18.219      -         
============================================================================================================
Total path delay (propagation time + setup) of 18.839 is 10.908(57.9%) logic and 7.930(42.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_master|busy_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                       Arrival           
Instance                                    Reference                          Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -3.385
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -3.228
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -3.151
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -2.944
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -2.915
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -2.867
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state_i_0[4]          0.707       -2.145
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state[0]              0.707       -2.108
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -1.976
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -1.825
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                         Required           
Instance                                    Reference                          Type       Pin     Net                        Time         Slack 
                                            Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0     D       N_251                      9.229        -3.385
spi_mode_config2_0.byte_out_a[1]            spi_master|busy_inferred_clock     DFN0C0     D       N_288                      9.229        -3.247
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[5]     9.229        -2.949
spi_mode_config2_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0     D       N_53                       9.229        -2.275
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[4]     9.229        -2.160
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     D       I_22                       9.229        -1.160
spi_mode_config2_0.begin_pass_a             spi_master|busy_inferred_clock     DFN0C0     D       N_220                      9.229        -0.719
spi_mode_config2_0.byte_tracker_a           spi_master|busy_inferred_clock     DFN0C0     D       N_240                      9.229        -0.638
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     D       I_23_3                     9.229        -0.370
spi_mode_config2_0.byte_out_a[2]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_19[2]           9.229        -0.311
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.385

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        B        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.773     2.337       -         
N_298                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.617       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.317       -         
N_301                                                Net        -        -       1.032     -           6         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.348       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     5.048       -         
N_543                                                Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      C        In      -         5.975       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      Y        Out     0.774     6.750       -         
N_980                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        B        In      -         7.334       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        Y        Out     0.694     8.028       -         
N_271_li                                             Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       C        In      -         8.612       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       Y        Out     0.709     9.321       -         
N_725                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       A        In      -         9.554       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       Y        Out     0.615     10.169      -         
N_731                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       A        In      -         10.402      -         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       Y        Out     1.008     11.410      -         
N_898                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        C        In      -         11.643      -         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        Y        Out     0.739     12.382      -         
N_251                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                     DFN0C0     D        In      -         12.615      -         
=================================================================================================================
Total path delay (propagation time + setup) of 13.385 is 8.187(61.2%) logic and 5.199(38.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.477
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.247

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        B        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.773     2.337       -         
N_298                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.617       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.317       -         
N_301                                                Net        -        -       1.032     -           6         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.348       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     5.048       -         
N_543                                                Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      C        In      -         5.975       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      Y        Out     0.774     6.750       -         
N_980                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_exit_counter_RNIOISV2[2]       OR3        B        In      -         7.334       -         
spi_mode_config2_0.tx_exit_counter_RNIOISV2[2]       OR3        Y        Out     0.694     8.028       -         
N_272_li                                             Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_state_RNI0C3C3[0]              NOR2B      A        In      -         8.307       -         
spi_mode_config2_0.tx_state_RNI0C3C3[0]              NOR2B      Y        Out     0.528     8.836       -         
N_1001                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNI96AO3[1]              OR2        A        In      -         9.069       -         
spi_mode_config2_0.tx_state_RNI96AO3[1]              OR2        Y        Out     0.393     9.462       -         
N_636                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_5[1]               OR3        C        In      -         9.741       -         
spi_mode_config2_0.byte_out_a_RNO_5[1]               OR3        Y        Out     0.739     10.480      -         
N_699                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR2A      A        In      -         10.713      -         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR2A      Y        Out     0.558     11.272      -         
N_941                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                 NOR3       C        In      -         11.505      -         
spi_mode_config2_0.byte_out_a_RNO[1]                 NOR3       Y        Out     0.739     12.243      -         
N_288                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                     DFN0C0     D        In      -         12.477      -         
=================================================================================================================
Total path delay (propagation time + setup) of 13.247 is 8.074(60.9%) logic and 5.174(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.457
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.228

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        Y        Out     0.812     2.377       -         
byte_out_a_19_1_o2_1[2]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.549     3.159       -         
N_301                                                Net        -        -       1.032     -           6         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.191       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     4.890       -         
N_543                                                Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      C        In      -         5.818       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      Y        Out     0.774     6.592       -         
N_980                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        B        In      -         7.177       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        Y        Out     0.694     7.870       -         
N_271_li                                             Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       C        In      -         8.455       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       Y        Out     0.709     9.164       -         
N_725                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       A        In      -         9.397       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       Y        Out     0.615     10.011      -         
N_731                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       A        In      -         10.245      -         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       Y        Out     1.008     11.252      -         
N_898                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        C        In      -         11.485      -         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        Y        Out     0.739     12.224      -         
N_251                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                     DFN0C0     D        In      -         12.457      -         
=================================================================================================================
Total path delay (propagation time + setup) of 13.228 is 8.076(61.1%) logic and 5.152(38.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.381
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.151

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[3] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[3]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[3]                                 Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        C        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.812     2.103       -         
N_298                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.383       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.083       -         
N_301                                                Net        -        -       1.032     -           6         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.114       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     4.814       -         
N_543                                                Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      C        In      -         5.741       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      Y        Out     0.774     6.516       -         
N_980                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        B        In      -         7.100       -         
spi_mode_config2_0.tx_state_RNIL2B44[3]              OR3        Y        Out     0.694     7.794       -         
N_271_li                                             Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       C        In      -         8.378       -         
spi_mode_config2_0.byte_out_a_RNO_7[3]               AO1A       Y        Out     0.709     9.087       -         
N_725                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       A        In      -         9.320       -         
spi_mode_config2_0.byte_out_a_RNO_4[3]               MX2C       Y        Out     0.615     9.935       -         
N_731                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       A        In      -         10.168      -         
spi_mode_config2_0.byte_out_a_RNO_1[3]               OA1C       Y        Out     1.008     11.176      -         
N_898                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        C        In      -         11.409      -         
spi_mode_config2_0.byte_out_a_RNO[3]                 OR3        Y        Out     0.739     12.148      -         
N_251                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]                     DFN0C0     D        In      -         12.381      -         
=================================================================================================================
Total path delay (propagation time + setup) of 13.151 is 8.226(62.5%) logic and 4.925(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.319
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.090

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        Y        Out     0.812     2.377       -         
byte_out_a_19_1_o2_1[2]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.549     3.159       -         
N_301                                                Net        -        -       1.032     -           6         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       B        In      -         4.191       -         
spi_mode_config2_0.tx_state_RNIEDD62[3]              OR2A       Y        Out     0.699     4.890       -         
N_543                                                Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      C        In      -         5.818       -         
spi_mode_config2_0.tx_exit_counter_RNITA4P2[2]       NOR3A      Y        Out     0.774     6.592       -         
N_980                                                Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_exit_counter_RNIOISV2[2]       OR3        B        In      -         7.177       -         
spi_mode_config2_0.tx_exit_counter_RNIOISV2[2]       OR3        Y        Out     0.694     7.870       -         
N_272_li                                             Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_state_RNI0C3C3[0]              NOR2B      A        In      -         8.150       -         
spi_mode_config2_0.tx_state_RNI0C3C3[0]              NOR2B      Y        Out     0.528     8.678       -         
N_1001                                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNI96AO3[1]              OR2        A        In      -         8.911       -         
spi_mode_config2_0.tx_state_RNI96AO3[1]              OR2        Y        Out     0.393     9.304       -         
N_636                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_5[1]               OR3        C        In      -         9.584       -         
spi_mode_config2_0.byte_out_a_RNO_5[1]               OR3        Y        Out     0.739     10.323      -         
N_699                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR2A      A        In      -         10.556      -         
spi_mode_config2_0.byte_out_a_RNO_2[1]               NOR2A      Y        Out     0.558     11.114      -         
N_941                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                 NOR3       C        In      -         11.347      -         
spi_mode_config2_0.byte_out_a_RNO[1]                 NOR3       Y        Out     0.739     12.086      -         
N_288                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                     DFN0C0     D        In      -         12.319      -         
=================================================================================================================
Total path delay (propagation time + setup) of 13.090 is 7.963(60.8%) logic and 5.127(39.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 140MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 140MB peak: 144MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell full_system.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    31      1.0       31.0
             AND2A     1      1.0        1.0
              AND3    62      1.0       62.0
               AO1    38      1.0       38.0
              AO12     1      1.0        1.0
              AO13    15      1.0       15.0
              AO18     2      1.0        2.0
              AO1A    34      1.0       34.0
              AO1B     2      1.0        2.0
              AO1C     5      1.0        5.0
              AO1D     9      1.0        9.0
              AOI1     7      1.0        7.0
             AOI1A     1      1.0        1.0
             AOI1B    17      1.0       17.0
               AX1     5      1.0        5.0
              AX1C    24      1.0       24.0
             AXOI5     3      1.0        3.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    16      0.0        0.0
               INV    28      1.0       28.0
               MX2   360      1.0      360.0
              MX2A     5      1.0        5.0
              MX2B     2      1.0        2.0
              MX2C     4      1.0        4.0
              NOR2    79      1.0       79.0
             NOR2A   146      1.0      146.0
             NOR2B   166      1.0      166.0
              NOR3    19      1.0       19.0
             NOR3A    33      1.0       33.0
             NOR3B    50      1.0       50.0
             NOR3C    63      1.0       63.0
               OA1    22      1.0       22.0
              OA1A    14      1.0       14.0
              OA1B    11      1.0       11.0
              OA1C     9      1.0        9.0
              OAI1     2      1.0        2.0
               OR2   113      1.0      113.0
              OR2A   143      1.0      143.0
              OR2B    17      1.0       17.0
               OR3    91      1.0       91.0
              OR3A     9      1.0        9.0
              OR3B    18      1.0       18.0
              OR3C     5      1.0        5.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    16      0.0        0.0
               XA1    18      1.0       18.0
              XA1B    13      1.0       13.0
              XAI1     5      1.0        5.0
             XAI1A     3      1.0        3.0
             XNOR2    19      1.0       19.0
             XNOR3    11      1.0       11.0
               XO1    23      1.0       23.0
              XO1A     1      1.0        1.0
              XOR2   135      1.0      135.0
              XOR3     1      1.0        1.0


            DFN0C0    31      1.0       31.0
          DFN0E0C0    37      1.0       37.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0    27      1.0       27.0
            DFN0P0    10      1.0       10.0
            DFN1C0   292      1.0      292.0
          DFN1E0C0    47      1.0       47.0
          DFN1E1C0   283      1.0      283.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0    18      1.0       18.0
              DLN1     2      1.0        2.0
            DLN1C0     1      1.0        1.0
                   -----          ----------
             TOTAL  2692              2653.0


  IO Cell usage:
              cell count
             BIBUF    32
             INBUF     4
            OUTBUF    28
                   -----
             TOTAL    64


Core Cells         : 2653 of 24576 (11%)
IO Cells           : 64

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:12s; Memory used current: 54MB peak: 144MB)

Process took 0h:00m:19s realtime, 0h:00m:12s cputime
# Mon Apr 04 19:26:36 2016

###########################################################]
