<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="decode_start_f2r_vectorPh_s2e_forBody96Preheader" language="c" vlnv="xilinx.com:hls:decode_start_f2r_vectorPh_s2e_forBody96Preheader:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_BUS_SRC" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_BUS_DST" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_BUS_CTRL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <arg name="y_buf" addressQualifier="1" id="0" port="M_AXI_BUS_SRC" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="u_buf" addressQualifier="1" id="1" port="M_AXI_BUS_SRC" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="v_buf" addressQualifier="1" id="2" port="M_AXI_BUS_SRC" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int[]"/>
      <arg name="rgb_buf" addressQualifier="1" id="3" port="M_AXI_BUS_DST" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
