\begin{theindex}

  \item {\_16GROUP\_NoSub\_Priorities}
    \subitem {Interrupt priority grouping}, \hyperpage{62}
  \item {\_2GROUP\_8Sub\_Priorities}
    \subitem {Interrupt priority grouping}, \hyperpage{63}
  \item {\_4GROUP\_4Sub\_Priorities}
    \subitem {Interrupt priority grouping}, \hyperpage{62}
  \item {\_8GROUP\_2Sub\_Priorities}
    \subitem {Interrupt priority grouping}, \hyperpage{62}
  \item {\_\_BAUDRATE\_\_}
    \subitem {UART\_interface.h}, \hyperpage{544}

  \indexspace

  \item {ADC}
    \subitem {NVIC Vector Table}, \hyperpage{82}
  \item {ADC Channels}, \hyperpage{29}
    \subitem {CHANNEL0}, \hyperpage{29}
    \subitem {CHANNEL1}, \hyperpage{30}
    \subitem {CHANNEL10}, \hyperpage{32}
    \subitem {CHANNEL11}, \hyperpage{32}
    \subitem {CHANNEL12}, \hyperpage{32}
    \subitem {CHANNEL13}, \hyperpage{33}
    \subitem {CHANNEL14}, \hyperpage{33}
    \subitem {CHANNEL15}, \hyperpage{33}
    \subitem {CHANNEL16}, \hyperpage{33}
    \subitem {CHANNEL17}, \hyperpage{34}
    \subitem {CHANNEL18}, \hyperpage{34}
    \subitem {CHANNEL2}, \hyperpage{30}
    \subitem {CHANNEL3}, \hyperpage{30}
    \subitem {CHANNEL4}, \hyperpage{30}
    \subitem {CHANNEL5}, \hyperpage{31}
    \subitem {CHANNEL6}, \hyperpage{31}
    \subitem {CHANNEL7}, \hyperpage{31}
    \subitem {CHANNEL8}, \hyperpage{31}
    \subitem {CHANNEL9}, \hyperpage{32}
  \item {ADC1EN}
    \subitem {MRCC\_config.h}, \hyperpage{381}
  \item {ADC\_interface.h}
    \subitem {MADC\_u16ConvertToDigital}, \hyperpage{269}
    \subitem {MADC\_vDisable}, \hyperpage{270}
    \subitem {MADC\_vEnable}, \hyperpage{270}
    \subitem {MADC\_vInit}, \hyperpage{265}
    \subitem {MADC\_vRegINT\_Disable}, \hyperpage{270}
    \subitem {MADC\_vRegINTEnable}, \hyperpage{271}
    \subitem {MADC\_vSelectChannel}, \hyperpage{271}
    \subitem {MADC\_vSetCallBack}, \hyperpage{271}
  \item {ADC\_MemoryMapType}, \hyperpage{125}
    \subitem {CCR}, \hyperpage{130}
    \subitem {CR1}, \hyperpage{126}
    \subitem {CR2}, \hyperpage{126}
    \subitem {DR}, \hyperpage{130}
    \subitem {HTR}, \hyperpage{128}
    \subitem {JDR1}, \hyperpage{129}
    \subitem {JDR2}, \hyperpage{129}
    \subitem {JDR3}, \hyperpage{129}
    \subitem {JDR4}, \hyperpage{130}
    \subitem {JOFR1}, \hyperpage{127}
    \subitem {JOFR2}, \hyperpage{127}
    \subitem {JOFR3}, \hyperpage{127}
    \subitem {JOFR4}, \hyperpage{128}
    \subitem {JSQR}, \hyperpage{129}
    \subitem {LTR}, \hyperpage{128}
    \subitem {SMPR1}, \hyperpage{127}
    \subitem {SMPR2}, \hyperpage{127}
    \subitem {SQR1}, \hyperpage{128}
    \subitem {SQR2}, \hyperpage{128}
    \subitem {SQR3}, \hyperpage{129}
    \subitem {SR}, \hyperpage{126}
  \item {AF\_Type}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{144}
  \item {AFRHx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{139}
  \item {AFRLx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{139}
  \item {AHB}
    \subitem {Systick Clock Sources}, \hyperpage{117}
  \item {AHB1ENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{154}
  \item {AHB1ENR\_CRCEN}
    \subitem {ID options}, \hyperpage{99}
  \item {AHB1ENR\_DMA1EN}
    \subitem {ID options}, \hyperpage{99}
  \item {AHB1ENR\_DMA2EN}
    \subitem {ID options}, \hyperpage{99}
  \item {AHB1ENR\_GPIOAEN}
    \subitem {ID options}, \hyperpage{101}
  \item {AHB1ENR\_GPIOBEN}
    \subitem {ID options}, \hyperpage{101}
  \item {AHB1ENR\_GPIOCEN}
    \subitem {ID options}, \hyperpage{100}
  \item {AHB1ENR\_GPIODEN}
    \subitem {ID options}, \hyperpage{100}
  \item {AHB1ENR\_GPIOEEN}
    \subitem {ID options}, \hyperpage{100}
  \item {AHB1ENR\_GPIOHEN}
    \subitem {ID options}, \hyperpage{100}
  \item {AHB1LPENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{156}
  \item {AHB1LPENR\_FLITFLPEN}
    \subitem {ID options}, \hyperpage{107}
  \item {AHB1RSTR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{153}
  \item {AHB2ENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{155}
  \item {AHB2ENR\_OTGFSEN}
    \subitem {ID options}, \hyperpage{101}
  \item {AHB2LPENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{156}
  \item {AHB2RSTR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{153}
  \item {AHB\_DividedBy8}
    \subitem {Systick Clock Sources}, \hyperpage{116}
  \item {AHBby16}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {AHBby2}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {AHBby4}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {AHBby8}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {AIRCR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{161}
  \item {APB1ENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{155}
  \item {APB1ENR\_I2C1EN}
    \subitem {ID options}, \hyperpage{102}
  \item {APB1ENR\_I2C2EN}
    \subitem {ID options}, \hyperpage{102}
  \item {APB1ENR\_I2C3EN}
    \subitem {ID options}, \hyperpage{102}
  \item {APB1ENR\_PWREN}
    \subitem {ID options}, \hyperpage{101}
  \item {APB1ENR\_SPI2EN}
    \subitem {ID options}, \hyperpage{103}
  \item {APB1ENR\_SPI3EN}
    \subitem {ID options}, \hyperpage{103}
  \item {APB1ENR\_TIM2EN}
    \subitem {ID options}, \hyperpage{104}
  \item {APB1ENR\_TIM3EN}
    \subitem {ID options}, \hyperpage{104}
  \item {APB1ENR\_TIM4EN}
    \subitem {ID options}, \hyperpage{104}
  \item {APB1ENR\_TIM5EN}
    \subitem {ID options}, \hyperpage{103}
  \item {APB1ENR\_USART2EN}
    \subitem {ID options}, \hyperpage{102}
  \item {APB1ENR\_WWDGEN}
    \subitem {ID options}, \hyperpage{103}
  \item {APB1LPENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{157}
  \item {APB1RSTR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{154}
  \item {APB2ENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{155}
  \item {APB2ENR\_ADC1EN}
    \subitem {ID options}, \hyperpage{106}
  \item {APB2ENR\_SDIOEN}
    \subitem {ID options}, \hyperpage{106}
  \item {APB2ENR\_SPI1EN}
    \subitem {ID options}, \hyperpage{106}
  \item {APB2ENR\_SPI4EN}
    \subitem {ID options}, \hyperpage{105}
  \item {APB2ENR\_SYSCFGEN}
    \subitem {ID options}, \hyperpage{105}
  \item {APB2ENR\_TIM10EN}
    \subitem {ID options}, \hyperpage{105}
  \item {APB2ENR\_TIM11EN}
    \subitem {ID options}, \hyperpage{104}
  \item {APB2ENR\_TIM1EN}
    \subitem {ID options}, \hyperpage{107}
  \item {APB2ENR\_TIM9EN}
    \subitem {ID options}, \hyperpage{105}
  \item {APB2ENR\_USART1EN}
    \subitem {ID options}, \hyperpage{107}
  \item {APB2ENR\_USART6EN}
    \subitem {ID options}, \hyperpage{106}
  \item {APB2LPENR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{157}
  \item {APB2RSTR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{154}
  \item {ARR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {AssertRequest}
    \subitem {Systick Exception (Interrupt) Status}, \hyperpage{117}

  \indexspace

  \item {BACKWARD}
    \subitem {DC Motor Directions}, \hyperpage{11}
  \item {BaudRate}
    \subitem {USART\_InitType}, \hyperpage{176}
  \item {BDCR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{158}
  \item {BDTR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {BFAR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{165}
  \item {Bit Group Manipulation Math Macros}, \hyperpage{17}
    \subitem {CLR\_BITs}, \hyperpage{17}
    \subitem {GET\_BITs}, \hyperpage{18}
    \subitem {SET\_BITs}, \hyperpage{17}
    \subitem {TOGGLE\_BITs}, \hyperpage{18}
  \item {Bit Manipulation Math Macros}, \hyperpage{16}
    \subitem {CLR\_BIT}, \hyperpage{16}
    \subitem {GET\_BIT}, \hyperpage{17}
    \subitem {SET\_BIT}, \hyperpage{16}
    \subitem {TOGGLE\_BIT}, \hyperpage{16}
  \item {bool\_t}
    \subitem {Standard types}, \hyperpage{22}
  \item {BRR\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{179}
  \item {BSRRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{139}
  \item {BUS\_FAULT}
    \subitem {NVIC Settable Priorities}, \hyperpage{95}
  \item {BUSY\_TICK\_TIME}
    \subitem {SysTick\_interface.h}, \hyperpage{475}
  \item {BUZZER\_BuzzerConfiguration}, \hyperpage{130}
    \subitem {u8Pin}, \hyperpage{131}
    \subitem {u8Port}, \hyperpage{131}
  \item {BUZZER\_interface.h}
    \subitem {HBUZZER\_vInit}, \hyperpage{203}
    \subitem {HBUZZER\_vSoundOff}, \hyperpage{204}
    \subitem {HBUZZER\_vSoundOn}, \hyperpage{203}
    \subitem {HBUZZER\_vToggleSound}, \hyperpage{204}
  \item {BUZZER\_program.c}
    \subitem {HBUZZER\_vInit}, \hyperpage{206}
    \subitem {HBUZZER\_vSoundOff}, \hyperpage{207}
    \subitem {HBUZZER\_vSoundOn}, \hyperpage{207}
    \subitem {HBUZZER\_vToggleSound}, \hyperpage{207}
  \item {BYBASED}
    \subitem {MRCC\_private.h}, \hyperpage{421}

  \indexspace

  \item {c8\_t}
    \subitem {Standard types}, \hyperpage{23}
  \item {CALIB}
    \subitem {SysTick\_Type}, \hyperpage{169}
  \item {CCER}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {CCMR1}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {CCMR2}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {CCR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{130}
    \subitem {SCB\_MemoryMapType}, \hyperpage{162}
  \item {CCR1}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {CCR2}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {CCR3}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {CCR4}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {CCW}
    \subitem {DC Motor Rotation Directions}, \hyperpage{15}
  \item {CFGR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{152}
  \item {CFSR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{163}
  \item {CHANNEL0}
    \subitem {ADC Channels}, \hyperpage{29}
  \item {CHANNEL1}
    \subitem {ADC Channels}, \hyperpage{30}
  \item {CHANNEL10}
    \subitem {ADC Channels}, \hyperpage{32}
  \item {CHANNEL11}
    \subitem {ADC Channels}, \hyperpage{32}
  \item {CHANNEL12}
    \subitem {ADC Channels}, \hyperpage{32}
  \item {CHANNEL13}
    \subitem {ADC Channels}, \hyperpage{33}
  \item {CHANNEL14}
    \subitem {ADC Channels}, \hyperpage{33}
  \item {CHANNEL15}
    \subitem {ADC Channels}, \hyperpage{33}
  \item {CHANNEL16}
    \subitem {ADC Channels}, \hyperpage{33}
  \item {CHANNEL17}
    \subitem {ADC Channels}, \hyperpage{34}
  \item {CHANNEL18}
    \subitem {ADC Channels}, \hyperpage{34}
  \item {CHANNEL2}
    \subitem {ADC Channels}, \hyperpage{30}
  \item {CHANNEL3}
    \subitem {ADC Channels}, \hyperpage{30}
  \item {CHANNEL4}
    \subitem {ADC Channels}, \hyperpage{30}
  \item {CHANNEL5}
    \subitem {ADC Channels}, \hyperpage{31}
  \item {CHANNEL6}
    \subitem {ADC Channels}, \hyperpage{31}
  \item {CHANNEL7}
    \subitem {ADC Channels}, \hyperpage{31}
  \item {CHANNEL8}
    \subitem {ADC Channels}, \hyperpage{31}
  \item {CHANNEL9}
    \subitem {ADC Channels}, \hyperpage{32}
  \item {CIR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{153}
  \item {CLK\_SOURCE}
    \subitem {Systick Configuration}, \hyperpage{111}
  \item {CLKSOURCE}
    \subitem {Systick Register Bits Positions}, \hyperpage{115}
  \item {ClockOutput}
    \subitem {USART\_ClockInitTypeDef}, \hyperpage{175}
  \item {ClockPhase}
    \subitem {USART\_ClockInitTypeDef}, \hyperpage{175}
  \item {ClockPolarity}
    \subitem {USART\_ClockInitTypeDef}, \hyperpage{175}
  \item {CLR\_BIT}
    \subitem {Bit Manipulation Math Macros}, \hyperpage{16}
  \item {CLR\_BITs}
    \subitem {Bit Group Manipulation Math Macros}, \hyperpage{17}
  \item {CMPCR}
    \subitem {MSYSCFG\_MemMap\_t}, \hyperpage{145}
  \item {CNT}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {Compiler standard macros}, \hyperpage{19}
    \subitem {CONST}, \hyperpage{21}
    \subitem {CONSTP2CONST}, \hyperpage{20}
    \subitem {CONSTP2VAR}, \hyperpage{20}
    \subitem {FUNC}, \hyperpage{19}
    \subitem {P2CONST}, \hyperpage{20}
    \subitem {P2FUNC}, \hyperpage{20}
    \subitem {P2VAR}, \hyperpage{19}
    \subitem {STATIC}, \hyperpage{21}
    \subitem {VAR}, \hyperpage{19}
  \item {CONST}
    \subitem {Compiler standard macros}, \hyperpage{21}
  \item {CONSTP2CONST}
    \subitem {Compiler standard macros}, \hyperpage{20}
  \item {CONSTP2VAR}
    \subitem {Compiler standard macros}, \hyperpage{20}
  \item {COTS/APP/ACC/ACC\_config.h}, \hyperpage{181}
  \item {COTS/APP/ACC/ACC\_interface.h}, \hyperpage{181}
  \item {COTS/APP/ACC/ACC\_private.h}, \hyperpage{181}
  \item {COTS/APP/ACC/ACC\_program.c}, \hyperpage{182}
  \item {COTS/APP/Exit\_State/Exit\_State\_config.h}, \hyperpage{184}
  \item {COTS/APP/Exit\_State/Exit\_State\_interface.h}, 
		\hyperpage{184}
  \item {COTS/APP/Exit\_State/Exit\_State\_private.h}, \hyperpage{184}
  \item {COTS/APP/Exit\_State/Exit\_State\_program.c}, \hyperpage{185}
  \item {COTS/APP/FCW/FCW\_config.h}, \hyperpage{186}
  \item {COTS/APP/FCW/FCW\_interface.h}, \hyperpage{186}
  \item {COTS/APP/FCW/FCW\_private.h}, \hyperpage{186}
  \item {COTS/APP/FCW/FCW\_program.c}, \hyperpage{186}
  \item {COTS/APP/Mob\_APP/Mob\_APP\_config.h}, \hyperpage{189}
  \item {COTS/APP/Mob\_APP/Mob\_APP\_interface.h}, \hyperpage{190}
  \item {COTS/APP/Mob\_APP/Mob\_APP\_private.h}, \hyperpage{190}
  \item {COTS/APP/Mob\_APP/Mob\_APP\_program.c}, \hyperpage{190}
  \item {COTS/APP/NCC/NCC\_config.h}, \hyperpage{192}
  \item {COTS/APP/NCC/NCC\_interface.h}, \hyperpage{192}
  \item {COTS/APP/NCC/NCC\_private.h}, \hyperpage{193}
  \item {COTS/APP/NCC/NCC\_program.c}, \hyperpage{193}
  \item {COTS/APP/Traditional\_Mode/Traditional\_Mode\_config.h}, 
		\hyperpage{195}
  \item {COTS/APP/Traditional\_Mode/Traditional\_Mode\_interface.h}, 
		\hyperpage{195}
  \item {COTS/APP/Traditional\_Mode/Traditional\_Mode\_private.h}, 
		\hyperpage{195}
  \item {COTS/APP/Traditional\_Mode/Traditional\_Mode\_program.c}, 
		\hyperpage{195}
  \item {COTS/HAL/Bluetooth/Bluetooth\_config.c}, \hyperpage{197}
  \item {COTS/HAL/Bluetooth/Bluetooth\_config.h}, \hyperpage{198}
  \item {COTS/HAL/Bluetooth/Bluetooth\_interface.h}, \hyperpage{198}
  \item {COTS/HAL/Bluetooth/Bluetooth\_private.h}, \hyperpage{199}
  \item {COTS/HAL/Bluetooth/Bluetooth\_program.c}, \hyperpage{199}
  \item {COTS/HAL/BUZZER/BUZZER\_config.h}, \hyperpage{202}
  \item {COTS/HAL/BUZZER/BUZZER\_interface.h}, \hyperpage{202}, 
		\hyperpage{205}
  \item {COTS/HAL/BUZZER/BUZZER\_private.h}, \hyperpage{205}
  \item {COTS/HAL/BUZZER/BUZZER\_program.c}, \hyperpage{205}, 
		\hyperpage{208}
  \item {COTS/HAL/Car\_Movement/Car\_Movement\_config.h}, 
		\hyperpage{209}
  \item {COTS/HAL/Car\_Movement/Car\_Movement\_interface.h}, 
		\hyperpage{209}
  \item {COTS/HAL/Car\_Movement/Car\_Movement\_private.h}, 
		\hyperpage{210}
  \item {COTS/HAL/Car\_Movement/Car\_Movement\_program.c}, 
		\hyperpage{210}
  \item {COTS/HAL/DCMOTOR/DCM\_config.h}, \hyperpage{212, 213}
  \item {COTS/HAL/DCMOTOR/DCM\_interface.h}, \hyperpage{213}, 
		\hyperpage{218}
  \item {COTS/HAL/DCMOTOR/DCM\_private.h}, \hyperpage{219, 220}
  \item {COTS/HAL/DCMOTOR/DCM\_program.c}, \hyperpage{220}, 
		\hyperpage{225}
  \item {COTS/HAL/LCD/LCD\_config.h}, \hyperpage{227}
  \item {COTS/HAL/LCD/LCD\_interface.h}, \hyperpage{228}
  \item {COTS/HAL/LCD/LCD\_private.h}, \hyperpage{229}
  \item {COTS/HAL/LCD/LCD\_program.c}, \hyperpage{230}
  \item {COTS/HAL/LDR/LDR\_config.c}, \hyperpage{236}
  \item {COTS/HAL/LDR/LDR\_config.h}, \hyperpage{237}
  \item {COTS/HAL/LDR/LDR\_interface.h}, \hyperpage{237}
  \item {COTS/HAL/LDR/LDR\_private.h}, \hyperpage{238}
  \item {COTS/HAL/LDR/LDR\_program.c}, \hyperpage{238}
  \item {COTS/HAL/LED/LED\_config.h}, \hyperpage{239}
  \item {COTS/HAL/LED/LED\_interface.h}, \hyperpage{239}
  \item {COTS/HAL/LED/LED\_private.h}, \hyperpage{240}
  \item {COTS/HAL/LED/LED\_program.c}, \hyperpage{240}
  \item {COTS/HAL/TFT/TFT\_Config.c}, \hyperpage{241}
  \item {COTS/HAL/TFT/TFT\_config.h}, \hyperpage{242}
  \item {COTS/HAL/TFT/TFT\_interface.h}, \hyperpage{242}
  \item {COTS/HAL/TFT/TFT\_private.h}, \hyperpage{243}
  \item {COTS/HAL/TFT/TFT\_program.c}, \hyperpage{243}
  \item {COTS/HAL/UltraSonic/UltraSonic\_config.h}, \hyperpage{246}
  \item {COTS/HAL/UltraSonic/UltraSonic\_interface.h}, \hyperpage{246}, 
		\hyperpage{249}
  \item {COTS/HAL/UltraSonic/UltraSonic\_private.h}, \hyperpage{249}
  \item {COTS/HAL/UltraSonic/UltraSonic\_program.c}, \hyperpage{250}
  \item {COTS/LIB/LSTD\_BITMATH.h}, \hyperpage{251, 252}
  \item {COTS/LIB/LSTD\_COMPILER.h}, \hyperpage{252, 253}
  \item {COTS/LIB/LSTD\_MCU\_UTILITIES.h}, \hyperpage{253, 254}
  \item {COTS/LIB/LSTD\_TYPES.h}, \hyperpage{254, 255}
  \item {COTS/LIB/LSTD\_VALUES.h}, \hyperpage{255, 256}
  \item {COTS/MCAL/ADC/ADC\_config.h}, \hyperpage{257}
  \item {COTS/MCAL/ADC/ADC\_interface.h}, \hyperpage{264}, 
		\hyperpage{272}
  \item {COTS/MCAL/ADC/ADC\_private.h}, \hyperpage{273}
  \item {COTS/MCAL/ADC/ADC\_program.c}, \hyperpage{278}
  \item {COTS/MCAL/EXTI/EXTI\_config.h}, \hyperpage{284}
  \item {COTS/MCAL/EXTI/EXTI\_interface.h}, \hyperpage{286}, 
		\hyperpage{294}
  \item {COTS/MCAL/EXTI/EXTI\_private.h}, \hyperpage{295, 296}
  \item {COTS/MCAL/EXTI/EXTI\_program.c}, \hyperpage{297}, 
		\hyperpage{307}
  \item {COTS/MCAL/EXTI/SYSCFG\_private.h}, \hyperpage{312, 313}
  \item {COTS/MCAL/GPIO/GPIO\_config.h}, \hyperpage{313}, 
		\hyperpage{315}
  \item {COTS/MCAL/GPIO/GPIO\_interface.h}, \hyperpage{315}, 
		\hyperpage{329}
  \item {COTS/MCAL/GPIO/GPIO\_private.h}, \hyperpage{331, 332}
  \item {COTS/MCAL/GPIO/GPIO\_program.c}, \hyperpage{332}, 
		\hyperpage{343}
  \item {COTS/MCAL/NVIC/NVIC\_config.h}, \hyperpage{349}
  \item {COTS/MCAL/NVIC/NVIC\_interface.h}, \hyperpage{349}, 
		\hyperpage{359}
  \item {COTS/MCAL/NVIC/NVIC\_private.h}, \hyperpage{360}, 
		\hyperpage{362}
  \item {COTS/MCAL/NVIC/NVIC\_program.c}, \hyperpage{363}, 
		\hyperpage{369}
  \item {COTS/MCAL/RCC/MRCC\_config.h}, \hyperpage{371}, 
		\hyperpage{382}
  \item {COTS/MCAL/RCC/MRCC\_interface.h}, \hyperpage{389}, 
		\hyperpage{398}
  \item {COTS/MCAL/RCC/MRCC\_private.h}, \hyperpage{399}, 
		\hyperpage{442}
  \item {COTS/MCAL/RCC/MRCC\_program.c}, \hyperpage{446}, 
		\hyperpage{453}
  \item {COTS/MCAL/SPI/SPI\_config.h}, \hyperpage{459}
  \item {COTS/MCAL/SPI/SPI\_interface.h}, \hyperpage{462}
  \item {COTS/MCAL/SPI/SPI\_private.h}, \hyperpage{463}
  \item {COTS/MCAL/SPI/SPI\_program.c}, \hyperpage{465}
  \item {COTS/MCAL/SysTick/SysTick\_config.h}, \hyperpage{473}
  \item {COTS/MCAL/SysTick/SysTick\_interface.h}, \hyperpage{474}, 
		\hyperpage{484}
  \item {COTS/MCAL/SysTick/SysTick\_private.h}, \hyperpage{485, 486}
  \item {COTS/MCAL/SysTick/SysTick\_program.c}, \hyperpage{486}, 
		\hyperpage{496}
  \item {COTS/MCAL/TIM1/TIM1\_config.h}, \hyperpage{501}
  \item {COTS/MCAL/TIM1/TIM1\_interface.h}, \hyperpage{510}
  \item {COTS/MCAL/TIM1/TIM1\_private.h}, \hyperpage{511}
  \item {COTS/MCAL/TIM1/TIM1\_program.c}, \hyperpage{517}
  \item {COTS/MCAL/UART/UART\_config.h}, \hyperpage{540}
  \item {COTS/MCAL/UART/UART\_interface.h}, \hyperpage{542}, 
		\hyperpage{554}
  \item {COTS/MCAL/UART/UART\_private.h}, \hyperpage{556}, 
		\hyperpage{568}
  \item {COTS/MCAL/UART/UART\_program.c}, \hyperpage{570}
  \item {COTS/MyRTOS/MyRTOS\_config.h}, \hyperpage{574}
  \item {COTS/MyRTOS/MyRTOS\_interface.h}, \hyperpage{575}
  \item {COTS/MyRTOS/MyRTOS\_private.h}, \hyperpage{575}
  \item {COTS/MyRTOS/MyRTOS\_program.c}, \hyperpage{576}
  \item {COUNTER\_ENABLE}
    \subitem {Systick Register Bits Positions}, \hyperpage{116}
  \item {COUNTFLAG}
    \subitem {Systick Register Bits Positions}, \hyperpage{115}
  \item {CPUID}
    \subitem {SCB\_MemoryMapType}, \hyperpage{160}
  \item {CR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{152}
  \item {CR1}
    \subitem {ADC\_MemoryMapType}, \hyperpage{126}
    \subitem {SPI\_MemoryMapType}, \hyperpage{166}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {CR1\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{180}
  \item {CR2}
    \subitem {ADC\_MemoryMapType}, \hyperpage{126}
    \subitem {SPI\_MemoryMapType}, \hyperpage{166}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {CR2\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{180}
  \item {CR3\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{180}
  \item {CRCCLK}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {CRCPR}
    \subitem {SPI\_MemoryMapType}, \hyperpage{166}
  \item {CSR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{158}
  \item {CSS}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {CTRL}
    \subitem {SysTick\_Type}, \hyperpage{168}
  \item {CW}
    \subitem {DC Motor Rotation Directions}, \hyperpage{15}

  \indexspace

  \item {DataWidth}
    \subitem {USART\_InitType}, \hyperpage{176}
  \item {DC Motor Directions}, \hyperpage{11}
    \subitem {BACKWARD}, \hyperpage{11}
    \subitem {FORWARD}, \hyperpage{11}
  \item {DC Motor Rotation Directions}, \hyperpage{15}
    \subitem {CCW}, \hyperpage{15}
    \subitem {CW}, \hyperpage{15}
  \item {DC Motor Speeds}, \hyperpage{12}
    \subitem {SPEED\_0\_PERCENT}, \hyperpage{12}
    \subitem {SPEED\_100\_PERCENT}, \hyperpage{15}
    \subitem {SPEED\_10\_PERCENT}, \hyperpage{12}
    \subitem {SPEED\_20\_PERCENT}, \hyperpage{13}
    \subitem {SPEED\_30\_PERCENT}, \hyperpage{13}
    \subitem {SPEED\_40\_PERCENT}, \hyperpage{13}
    \subitem {SPEED\_50\_PERCENT}, \hyperpage{13}
    \subitem {SPEED\_60\_PERCENT}, \hyperpage{14}
    \subitem {SPEED\_70\_PERCENT}, \hyperpage{14}
    \subitem {SPEED\_80\_PERCENT}, \hyperpage{14}
    \subitem {SPEED\_90\_PERCENT}, \hyperpage{14}
  \item {DCKCFGR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{159}
  \item {DCM\_config.h}
    \subitem {MAX\_SPEED}, \hyperpage{212}
  \item {DCM\_interface.h}
    \subitem {HDCM\_vGetSpeedValue}, \hyperpage{217}
    \subitem {HDCM\_vInitMotor}, \hyperpage{214}
    \subitem {HDCM\_vMotorSpeedCntrl}, \hyperpage{217}
    \subitem {HDCM\_vMoveBackward}, \hyperpage{216}
    \subitem {HDCM\_vMoveForward}, \hyperpage{215}
    \subitem {HDCM\_vStopMotor}, \hyperpage{216}
  \item {DCM\_MotorConfiguration}, \hyperpage{132}
    \subitem {u32SpeedRatio}, \hyperpage{133}
    \subitem {u8Direction}, \hyperpage{133}
    \subitem {u8Pin1}, \hyperpage{132}
    \subitem {u8Pin2}, \hyperpage{133}
    \subitem {u8Port}, \hyperpage{132}
    \subitem {u8SpeedPin}, \hyperpage{133}
  \item {DCM\_program.c}
    \subitem {HDCM\_vGetSpeedValue}, \hyperpage{224}
    \subitem {HDCM\_vInitMotor}, \hyperpage{221}
    \subitem {HDCM\_vMotorSpeedCntrl}, \hyperpage{223}
    \subitem {HDCM\_vMoveBackward}, \hyperpage{222}
    \subitem {HDCM\_vMoveForward}, \hyperpage{222}
    \subitem {HDCM\_vStopMotor}, \hyperpage{223}
  \item {DCR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{174}
  \item {Delay Units}, \hyperpage{113}
    \subitem {MICRO\_SEC}, \hyperpage{113}
    \subitem {MILLI\_SEC}, \hyperpage{113}
    \subitem {SEC}, \hyperpage{113}
  \item {DIER}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {DIFFERENT\_STRING}
    \subitem {Standard values}, \hyperpage{28}
  \item {DISABLE}
    \subitem {EXTI Lines Status}, \hyperpage{42}
    \subitem {MRCC\_private.h}, \hyperpage{421}
    \subitem {UART\_interface.h}, \hyperpage{544}
  \item {DivisionBy2}
    \subitem {MRCC\_private.h}, \hyperpage{422}
  \item {DivisionBy3}
    \subitem {MRCC\_private.h}, \hyperpage{422}
  \item {DivisionBy4}
    \subitem {MRCC\_private.h}, \hyperpage{422}
  \item {DivisionBy5}
    \subitem {MRCC\_private.h}, \hyperpage{422}
  \item {DMA1\_STREAM0}
    \subitem {NVIC Vector Table}, \hyperpage{81}
  \item {DMA1\_STREAM1}
    \subitem {NVIC Vector Table}, \hyperpage{81}
  \item {DMA1\_STREAM2}
    \subitem {NVIC Vector Table}, \hyperpage{81}
  \item {DMA1\_STREAM3}
    \subitem {NVIC Vector Table}, \hyperpage{81}
  \item {DMA1\_STREAM4}
    \subitem {NVIC Vector Table}, \hyperpage{82}
  \item {DMA1\_STREAM5}
    \subitem {NVIC Vector Table}, \hyperpage{82}
  \item {DMA1\_STREAM6}
    \subitem {NVIC Vector Table}, \hyperpage{82}
  \item {DMA1\_STREAM7}
    \subitem {NVIC Vector Table}, \hyperpage{87}
  \item {DMA1CLK}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {DMA2\_STREAM0}
    \subitem {NVIC Vector Table}, \hyperpage{88}
  \item {DMA2\_STREAM1}
    \subitem {NVIC Vector Table}, \hyperpage{89}
  \item {DMA2\_STREAM2}
    \subitem {NVIC Vector Table}, \hyperpage{89}
  \item {DMA2\_STREAM3}
    \subitem {NVIC Vector Table}, \hyperpage{89}
  \item {DMA2\_STREAM4}
    \subitem {NVIC Vector Table}, \hyperpage{89}
  \item {DMA2\_STREAM5}
    \subitem {NVIC Vector Table}, \hyperpage{90}
  \item {DMA2\_STREAM6}
    \subitem {NVIC Vector Table}, \hyperpage{90}
  \item {DMA2\_STREAM7}
    \subitem {NVIC Vector Table}, \hyperpage{90}
  \item {DMA2CLK}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {DMAR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{174}
  \item {Dont\_AssertRequest}
    \subitem {Systick Exception (Interrupt) Status}, \hyperpage{117}
  \item {DR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{130}
    \subitem {SPI\_MemoryMapType}, \hyperpage{166}
  \item {DR\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{179}

  \indexspace

  \item {EGR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {EMR}
    \subitem {EXTI\_Type}, \hyperpage{136}
  \item {ENABLE}
    \subitem {EXTI Lines Status}, \hyperpage{41}
    \subitem {MRCC\_private.h}, \hyperpage{420}
    \subitem {UART\_interface.h}, \hyperpage{544}
  \item {Equal\_0}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_1}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_10}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {Equal\_11}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {Equal\_12}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_13}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_14}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_15}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_16}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_17}
    \subitem {MRCC\_private.h}, \hyperpage{433}
  \item {Equal\_18}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_19}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_2}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_20}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_21}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_22}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_23}
    \subitem {MRCC\_private.h}, \hyperpage{434}
  \item {Equal\_24}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_25}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_26}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_27}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_28}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_29}
    \subitem {MRCC\_private.h}, \hyperpage{435}
  \item {Equal\_3}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_30}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_31}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_32}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_33}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_34}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_35}
    \subitem {MRCC\_private.h}, \hyperpage{436}
  \item {Equal\_36}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_37}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_38}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_39}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_4}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_40}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_41}
    \subitem {MRCC\_private.h}, \hyperpage{437}
  \item {Equal\_42}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_43}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_44}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_45}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_46}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_47}
    \subitem {MRCC\_private.h}, \hyperpage{438}
  \item {Equal\_48}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_49}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_5}
    \subitem {MRCC\_private.h}, \hyperpage{431}
  \item {Equal\_50}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_51}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_52}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_53}
    \subitem {MRCC\_private.h}, \hyperpage{439}
  \item {Equal\_54}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_55}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_56}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_57}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_58}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_59}
    \subitem {MRCC\_private.h}, \hyperpage{440}
  \item {Equal\_6}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {Equal\_60}
    \subitem {MRCC\_private.h}, \hyperpage{441}
  \item {Equal\_61}
    \subitem {MRCC\_private.h}, \hyperpage{441}
  \item {Equal\_62}
    \subitem {MRCC\_private.h}, \hyperpage{441}
  \item {Equal\_63}
    \subitem {MRCC\_private.h}, \hyperpage{441}
  \item {Equal\_7}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {Equal\_8}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {Equal\_9}
    \subitem {MRCC\_private.h}, \hyperpage{432}
  \item {EVEN\_PARITY}
    \subitem {UART Parity}, \hyperpage{122}
  \item {Exception\_Request}
    \subitem {Systick Configuration}, \hyperpage{112}
  \item {EXTI Line Settings}, \hyperpage{42}
    \subitem {EXTI\_MAX\_EXTI\_NUM}, \hyperpage{42}
  \item {EXTI Lines Status}, \hyperpage{41}
    \subitem {DISABLE}, \hyperpage{42}
    \subitem {ENABLE}, \hyperpage{41}
  \item {EXTI Memory Addresses}, \hyperpage{40}
    \subitem {EXTI\_BASE\_ADDRESS}, \hyperpage{40}
  \item {EXTI Registers}, \hyperpage{41}
    \subitem {MEXTI}, \hyperpage{41}
  \item {EXTI0}
    \subitem {NVIC Vector Table}, \hyperpage{79}
  \item {EXTI0\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{304}
  \item {EXTI1}
    \subitem {NVIC Vector Table}, \hyperpage{80}
  \item {EXTI15\_10}
    \subitem {NVIC Vector Table}, \hyperpage{87}
  \item {EXTI15\_10\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{306}
  \item {EXTI16}
    \subitem {NVIC Vector Table}, \hyperpage{78}
  \item {EXTI17}
    \subitem {NVIC Vector Table}, \hyperpage{87}
  \item {EXTI18}
    \subitem {NVIC Vector Table}, \hyperpage{87}
  \item {EXTI1\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{304}
  \item {EXTI2}
    \subitem {NVIC Vector Table}, \hyperpage{80}
  \item {EXTI21}
    \subitem {NVIC Vector Table}, \hyperpage{78}
  \item {EXTI22}
    \subitem {NVIC Vector Table}, \hyperpage{79}
  \item {EXTI2\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{305}
  \item {EXTI3}
    \subitem {NVIC Vector Table}, \hyperpage{80}
  \item {EXTI3\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{305}
  \item {EXTI4}
    \subitem {NVIC Vector Table}, \hyperpage{80}
  \item {EXTI4\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{305}
  \item {EXTI9}
    \subitem {NVIC Vector Table}, \hyperpage{83}
  \item {EXTI9\_5\_IRQHandler}
    \subitem {EXTI\_program.c}, \hyperpage{306}
  \item {EXTI\_BASE\_ADDRESS}
    \subitem {EXTI Memory Addresses}, \hyperpage{40}
  \item {EXTI\_ConfigType}, \hyperpage{134}
    \subitem {LineNum}, \hyperpage{134}
    \subitem {PortNum}, \hyperpage{134}
    \subitem {TriggerStatus}, \hyperpage{135}
  \item {EXTI\_FallingEdge}
    \subitem {Interrupt trigger status}, \hyperpage{39}
  \item {EXTI\_interface.h}
    \subitem {MEXTI\_vDisableLine}, \hyperpage{292}
    \subitem {MEXTI\_vEnableLine}, \hyperpage{291}
    \subitem {MEXTI\_vInit}, \hyperpage{288}
    \subitem {MEXTI\_vInit\_WithStruct}, \hyperpage{291}
    \subitem {MEXTI\_vSetCallback}, \hyperpage{293}
    \subitem {MEXTI\_vSetTrigger}, \hyperpage{293}
    \subitem {MEXTI\_vSWITrigger}, \hyperpage{292}
    \subitem {MSYSCFG\_vSetEXTIPort}, \hyperpage{294}
  \item {EXTI\_IRQs}
    \subitem {EXTI\_private.h}, \hyperpage{296}
  \item {EXTI\_LINE0}
    \subitem {Interrupt line IDs}, \hyperpage{35}
  \item {EXTI\_LINE1}
    \subitem {Interrupt line IDs}, \hyperpage{35}
  \item {EXTI\_LINE10}
    \subitem {Interrupt line IDs}, \hyperpage{38}
  \item {EXTI\_LINE11}
    \subitem {Interrupt line IDs}, \hyperpage{38}
  \item {EXTI\_LINE12}
    \subitem {Interrupt line IDs}, \hyperpage{38}
  \item {EXTI\_LINE13}
    \subitem {Interrupt line IDs}, \hyperpage{38}
  \item {EXTI\_LINE14}
    \subitem {Interrupt line IDs}, \hyperpage{39}
  \item {EXTI\_LINE15}
    \subitem {Interrupt line IDs}, \hyperpage{39}
  \item {EXTI\_LINE2}
    \subitem {Interrupt line IDs}, \hyperpage{36}
  \item {EXTI\_LINE3}
    \subitem {Interrupt line IDs}, \hyperpage{36}
  \item {EXTI\_LINE4}
    \subitem {Interrupt line IDs}, \hyperpage{36}
  \item {EXTI\_LINE5}
    \subitem {Interrupt line IDs}, \hyperpage{36}
  \item {EXTI\_LINE6}
    \subitem {Interrupt line IDs}, \hyperpage{37}
  \item {EXTI\_LINE7}
    \subitem {Interrupt line IDs}, \hyperpage{37}
  \item {EXTI\_LINE8}
    \subitem {Interrupt line IDs}, \hyperpage{37}
  \item {EXTI\_LINE9}
    \subitem {Interrupt line IDs}, \hyperpage{37}
  \item {EXTI\_MAX\_EXTI\_NUM}
    \subitem {EXTI Line Settings}, \hyperpage{42}
  \item {EXTI\_OnChange}
    \subitem {Interrupt trigger status}, \hyperpage{40}
  \item {EXTI\_private.h}
    \subitem {EXTI\_IRQs}, \hyperpage{296}
  \item {EXTI\_program.c}
    \subitem {EXTI0\_IRQHandler}, \hyperpage{304}
    \subitem {EXTI15\_10\_IRQHandler}, \hyperpage{306}
    \subitem {EXTI1\_IRQHandler}, \hyperpage{304}
    \subitem {EXTI2\_IRQHandler}, \hyperpage{305}
    \subitem {EXTI3\_IRQHandler}, \hyperpage{305}
    \subitem {EXTI4\_IRQHandler}, \hyperpage{305}
    \subitem {EXTI9\_5\_IRQHandler}, \hyperpage{306}
    \subitem {MEXTI\_vDisableLine}, \hyperpage{302}
    \subitem {MEXTI\_vEnableLine}, \hyperpage{302}
    \subitem {MEXTI\_vInit}, \hyperpage{298}
    \subitem {MEXTI\_vInit\_WithStruct}, \hyperpage{301}
    \subitem {MEXTI\_vSetCallback}, \hyperpage{304}
    \subitem {MEXTI\_vSetTrigger}, \hyperpage{303}
    \subitem {MEXTI\_vSWITrigger}, \hyperpage{302}
    \subitem {MSYSCFG\_vSetEXTIPort}, \hyperpage{298}
  \item {EXTI\_RisingEdge}
    \subitem {Interrupt trigger status}, \hyperpage{40}
  \item {EXTI\_Type}, \hyperpage{135}
    \subitem {EMR}, \hyperpage{136}
    \subitem {FTSR}, \hyperpage{136}
    \subitem {IMR}, \hyperpage{136}
    \subitem {PR}, \hyperpage{137}
    \subitem {RTSR}, \hyperpage{136}
    \subitem {SWIER}, \hyperpage{136}
  \item {EXTICR}
    \subitem {MSYSCFG\_MemMap\_t}, \hyperpage{145}

  \indexspace

  \item {f32\_t}
    \subitem {Standard types}, \hyperpage{25}
  \item {f64\_t}
    \subitem {Standard types}, \hyperpage{25}
  \item {FALSE}
    \subitem {Standard values}, \hyperpage{26}
  \item {FLAG\_CLEARED}
    \subitem {Standard values}, \hyperpage{27}
  \item {FLAG\_SET}
    \subitem {Standard values}, \hyperpage{26}
  \item {FLASH}
    \subitem {NVIC Vector Table}, \hyperpage{79}
  \item {FORWARD}
    \subitem {DC Motor Directions}, \hyperpage{11}
  \item {FPU}
    \subitem {NVIC Vector Table}, \hyperpage{91}
  \item {FTSR}
    \subitem {EXTI\_Type}, \hyperpage{136}
  \item {FUNC}
    \subitem {Compiler standard macros}, \hyperpage{19}

  \indexspace

  \item {GET\_BIT}
    \subitem {Bit Manipulation Math Macros}, \hyperpage{17}
  \item {GET\_BITs}
    \subitem {Bit Group Manipulation Math Macros}, \hyperpage{18}
  \item {GPIO Addresses}, \hyperpage{59}
    \subitem {GPIOA\_BASE\_ADDRESS}, \hyperpage{59}
    \subitem {GPIOB\_BASE\_ADDRESS}, \hyperpage{59}
    \subitem {GPIOC\_BASE\_ADDRESS}, \hyperpage{60}
  \item {GPIO Alternate Functions}, \hyperpage{54}
    \subitem {GPIOx\_AF0}, \hyperpage{55}
    \subitem {GPIOx\_AF1}, \hyperpage{55}
    \subitem {GPIOx\_AF10}, \hyperpage{57}
    \subitem {GPIOx\_AF11}, \hyperpage{58}
    \subitem {GPIOx\_AF12}, \hyperpage{58}
    \subitem {GPIOx\_AF13}, \hyperpage{58}
    \subitem {GPIOx\_AF14}, \hyperpage{58}
    \subitem {GPIOx\_AF15}, \hyperpage{59}
    \subitem {GPIOx\_AF2}, \hyperpage{55}
    \subitem {GPIOx\_AF3}, \hyperpage{56}
    \subitem {GPIOx\_AF4}, \hyperpage{56}
    \subitem {GPIOx\_AF5}, \hyperpage{56}
    \subitem {GPIOx\_AF6}, \hyperpage{56}
    \subitem {GPIOx\_AF7}, \hyperpage{57}
    \subitem {GPIOx\_AF8}, \hyperpage{57}
    \subitem {GPIOx\_AF9}, \hyperpage{57}
  \item {GPIO Modes}, \hyperpage{44}
    \subitem {GPIOx\_MODE\_AF}, \hyperpage{44}
    \subitem {GPIOx\_MODE\_ANALOG}, \hyperpage{44}
    \subitem {GPIOx\_MODE\_INPUT}, \hyperpage{44}
    \subitem {GPIOx\_MODE\_OUTPUT}, \hyperpage{44}
  \item {GPIO Output PINs}, \hyperpage{50}
    \subitem {GPIOx\_PIN0}, \hyperpage{50}
    \subitem {GPIOx\_PIN1}, \hyperpage{50}
    \subitem {GPIOx\_PIN10}, \hyperpage{53}
    \subitem {GPIOx\_PIN11}, \hyperpage{53}
    \subitem {GPIOx\_PIN12}, \hyperpage{53}
    \subitem {GPIOx\_PIN13}, \hyperpage{53}
    \subitem {GPIOx\_PIN14}, \hyperpage{54}
    \subitem {GPIOx\_PIN15}, \hyperpage{54}
    \subitem {GPIOx\_PIN2}, \hyperpage{51}
    \subitem {GPIOx\_PIN3}, \hyperpage{51}
    \subitem {GPIOx\_PIN4}, \hyperpage{51}
    \subitem {GPIOx\_PIN5}, \hyperpage{51}
    \subitem {GPIOx\_PIN6}, \hyperpage{52}
    \subitem {GPIOx\_PIN7}, \hyperpage{52}
    \subitem {GPIOx\_PIN8}, \hyperpage{52}
    \subitem {GPIOx\_PIN9}, \hyperpage{52}
  \item {GPIO Output Types}, \hyperpage{46}
    \subitem {GPIOx\_OPENDRAIN}, \hyperpage{46}
    \subitem {GPIOx\_PUSHPULL}, \hyperpage{46}
  \item {GPIO Output Values}, \hyperpage{49}
    \subitem {GPIOx\_HIGH}, \hyperpage{49}
    \subitem {GPIOx\_LOW}, \hyperpage{49}
  \item {GPIO PIN Speed}, \hyperpage{47}
    \subitem {GPIOx\_HighSpeed}, \hyperpage{47}
    \subitem {GPIOx\_LowSpeed}, \hyperpage{47}
    \subitem {GPIOx\_MediumSpeed}, \hyperpage{47}
    \subitem {GPIOx\_VeryHighSpeed}, \hyperpage{47}
  \item {GPIO Ports}, \hyperpage{45}
    \subitem {GPIO\_PORTA}, \hyperpage{45}
    \subitem {GPIO\_PORTB}, \hyperpage{45}
    \subitem {GPIO\_PORTC}, \hyperpage{45}
  \item {GPIO Pull Types}, \hyperpage{48}
    \subitem {GPIOx\_NoPull}, \hyperpage{48}
    \subitem {GPIOx\_PullDown}, \hyperpage{48}
    \subitem {GPIOx\_PullUp}, \hyperpage{48}
  \item {GPIO Registers}, \hyperpage{60}
    \subitem {GPIOA}, \hyperpage{60}
    \subitem {GPIOB}, \hyperpage{60}
    \subitem {GPIOC}, \hyperpage{61}
  \item {GPIO\_config.h}
    \subitem {GPIOA\_PIN\_POS}, \hyperpage{314}
    \subitem {GPIOB\_PIN\_POS}, \hyperpage{314}
    \subitem {LCKK\_BIT\_POS}, \hyperpage{314}
    \subitem {PORTA\_BIT\_MANIPULATION}, \hyperpage{314}
    \subitem {PORTB\_BIT\_MANIPULATION}, \hyperpage{314}
  \item {GPIO\_interface.h}
    \subitem {GPIO\_vSetNibbleLowValue}, \hyperpage{328}
    \subitem {GPIOA\_LOW\_NIBBLE\_HIGH}, \hyperpage{318}
    \subitem {GPIOA\_LOW\_NIBBLE\_LOW}, \hyperpage{318}
    \subitem {MGPIOx\_u8GetPinValue}, \hyperpage{322}
    \subitem {MGPIOx\_vInit}, \hyperpage{327}
    \subitem {MGPIOx\_vLockedPins}, \hyperpage{319}
    \subitem {MGPIOx\_vSetAlternateFunctionON}, \hyperpage{325}
    \subitem {MGPIOx\_vSetPinInputPullType}, \hyperpage{322}
    \subitem {MGPIOx\_vSetPinMode}, \hyperpage{319}
    \subitem {MGPIOx\_vSetPinOutputSpeed}, \hyperpage{321}
    \subitem {MGPIOx\_vSetPinOutputType}, \hyperpage{320}
    \subitem {MGPIOx\_vSetPinValue}, \hyperpage{323}
    \subitem {MGPIOx\_vSetPortConfigLock}, \hyperpage{327}
    \subitem {MGPIOx\_vSetResetAtomic}, \hyperpage{324}
    \subitem {MGPIOx\_vTogglePinValue}, \hyperpage{327}
  \item {GPIO\_PORTA}
    \subitem {GPIO Ports}, \hyperpage{45}
  \item {GPIO\_PORTB}
    \subitem {GPIO Ports}, \hyperpage{45}
  \item {GPIO\_PORTC}
    \subitem {GPIO Ports}, \hyperpage{45}
  \item {GPIO\_program.c}
    \subitem {GPIO\_vSetNibbleLowValue}, \hyperpage{343}
    \subitem {MGPIOx\_u8GetPinValue}, \hyperpage{337}
    \subitem {MGPIOx\_vInit}, \hyperpage{341}
    \subitem {MGPIOx\_vLockedPins}, \hyperpage{333}
    \subitem {MGPIOx\_vSetAlternateFunctionON}, \hyperpage{340}
    \subitem {MGPIOx\_vSetPinInputPullType}, \hyperpage{336}
    \subitem {MGPIOx\_vSetPinMode}, \hyperpage{334}
    \subitem {MGPIOx\_vSetPinOutputSpeed}, \hyperpage{336}
    \subitem {MGPIOx\_vSetPinOutputType}, \hyperpage{335}
    \subitem {MGPIOx\_vSetPinValue}, \hyperpage{338}
    \subitem {MGPIOx\_vSetResetAtomic}, \hyperpage{339}
    \subitem {MGPIOx\_vTogglePinValue}, \hyperpage{342}
  \item {GPIO\_vSetNibbleLowValue}
    \subitem {GPIO\_interface.h}, \hyperpage{328}
    \subitem {GPIO\_program.c}, \hyperpage{343}
  \item {GPIOA}
    \subitem {GPIO Registers}, \hyperpage{60}
  \item {GPIOA\_BASE\_ADDRESS}
    \subitem {GPIO Addresses}, \hyperpage{59}
  \item {GPIOA\_LOW\_NIBBLE\_HIGH}
    \subitem {GPIO\_interface.h}, \hyperpage{318}
  \item {GPIOA\_LOW\_NIBBLE\_LOW}
    \subitem {GPIO\_interface.h}, \hyperpage{318}
  \item {GPIOA\_PIN\_POS}
    \subitem {GPIO\_config.h}, \hyperpage{314}
  \item {GPIOACLK}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {GPIOB}
    \subitem {GPIO Registers}, \hyperpage{60}
  \item {GPIOB\_BASE\_ADDRESS}
    \subitem {GPIO Addresses}, \hyperpage{59}
  \item {GPIOB\_PIN\_POS}
    \subitem {GPIO\_config.h}, \hyperpage{314}
  \item {GPIOBCLK}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {GPIOC}
    \subitem {GPIO Registers}, \hyperpage{61}
  \item {GPIOC\_BASE\_ADDRESS}
    \subitem {GPIO Addresses}, \hyperpage{60}
  \item {GPIOCCLK}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {GPIODCLK}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {GPIOECLK}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {GPIOHCLK}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {GPIOx\_AF0}
    \subitem {GPIO Alternate Functions}, \hyperpage{55}
  \item {GPIOx\_AF1}
    \subitem {GPIO Alternate Functions}, \hyperpage{55}
  \item {GPIOx\_AF10}
    \subitem {GPIO Alternate Functions}, \hyperpage{57}
  \item {GPIOx\_AF11}
    \subitem {GPIO Alternate Functions}, \hyperpage{58}
  \item {GPIOx\_AF12}
    \subitem {GPIO Alternate Functions}, \hyperpage{58}
  \item {GPIOx\_AF13}
    \subitem {GPIO Alternate Functions}, \hyperpage{58}
  \item {GPIOx\_AF14}
    \subitem {GPIO Alternate Functions}, \hyperpage{58}
  \item {GPIOx\_AF15}
    \subitem {GPIO Alternate Functions}, \hyperpage{59}
  \item {GPIOx\_AF2}
    \subitem {GPIO Alternate Functions}, \hyperpage{55}
  \item {GPIOx\_AF3}
    \subitem {GPIO Alternate Functions}, \hyperpage{56}
  \item {GPIOx\_AF4}
    \subitem {GPIO Alternate Functions}, \hyperpage{56}
  \item {GPIOx\_AF5}
    \subitem {GPIO Alternate Functions}, \hyperpage{56}
  \item {GPIOx\_AF6}
    \subitem {GPIO Alternate Functions}, \hyperpage{56}
  \item {GPIOx\_AF7}
    \subitem {GPIO Alternate Functions}, \hyperpage{57}
  \item {GPIOx\_AF8}
    \subitem {GPIO Alternate Functions}, \hyperpage{57}
  \item {GPIOx\_AF9}
    \subitem {GPIO Alternate Functions}, \hyperpage{57}
  \item {GPIOx\_HIGH}
    \subitem {GPIO Output Values}, \hyperpage{49}
  \item {GPIOx\_HighSpeed}
    \subitem {GPIO PIN Speed}, \hyperpage{47}
  \item {GPIOx\_LOW}
    \subitem {GPIO Output Values}, \hyperpage{49}
  \item {GPIOx\_LowSpeed}
    \subitem {GPIO PIN Speed}, \hyperpage{47}
  \item {GPIOx\_MediumSpeed}
    \subitem {GPIO PIN Speed}, \hyperpage{47}
  \item {GPIOx\_MemoryMapType}, \hyperpage{137}
    \subitem {AFRHx}, \hyperpage{139}
    \subitem {AFRLx}, \hyperpage{139}
    \subitem {BSRRx}, \hyperpage{139}
    \subitem {IDRx}, \hyperpage{138}
    \subitem {LCKRx}, \hyperpage{139}
    \subitem {MODERx}, \hyperpage{138}
    \subitem {ODRx}, \hyperpage{139}
    \subitem {OSPEEDRx}, \hyperpage{138}
    \subitem {OTYPERx}, \hyperpage{138}
    \subitem {PUPDRx}, \hyperpage{138}
  \item {GPIOx\_MODE\_AF}
    \subitem {GPIO Modes}, \hyperpage{44}
  \item {GPIOx\_MODE\_ANALOG}
    \subitem {GPIO Modes}, \hyperpage{44}
  \item {GPIOx\_MODE\_INPUT}
    \subitem {GPIO Modes}, \hyperpage{44}
  \item {GPIOx\_MODE\_OUTPUT}
    \subitem {GPIO Modes}, \hyperpage{44}
  \item {GPIOx\_NoPull}
    \subitem {GPIO Pull Types}, \hyperpage{48}
  \item {GPIOx\_OPENDRAIN}
    \subitem {GPIO Output Types}, \hyperpage{46}
  \item {GPIOx\_PIN0}
    \subitem {GPIO Output PINs}, \hyperpage{50}
  \item {GPIOx\_PIN1}
    \subitem {GPIO Output PINs}, \hyperpage{50}
  \item {GPIOx\_PIN10}
    \subitem {GPIO Output PINs}, \hyperpage{53}
  \item {GPIOx\_PIN11}
    \subitem {GPIO Output PINs}, \hyperpage{53}
  \item {GPIOx\_PIN12}
    \subitem {GPIO Output PINs}, \hyperpage{53}
  \item {GPIOx\_PIN13}
    \subitem {GPIO Output PINs}, \hyperpage{53}
  \item {GPIOx\_PIN14}
    \subitem {GPIO Output PINs}, \hyperpage{54}
  \item {GPIOx\_PIN15}
    \subitem {GPIO Output PINs}, \hyperpage{54}
  \item {GPIOx\_PIN2}
    \subitem {GPIO Output PINs}, \hyperpage{51}
  \item {GPIOx\_PIN3}
    \subitem {GPIO Output PINs}, \hyperpage{51}
  \item {GPIOx\_PIN4}
    \subitem {GPIO Output PINs}, \hyperpage{51}
  \item {GPIOx\_PIN5}
    \subitem {GPIO Output PINs}, \hyperpage{51}
  \item {GPIOx\_PIN6}
    \subitem {GPIO Output PINs}, \hyperpage{52}
  \item {GPIOx\_PIN7}
    \subitem {GPIO Output PINs}, \hyperpage{52}
  \item {GPIOx\_PIN8}
    \subitem {GPIO Output PINs}, \hyperpage{52}
  \item {GPIOx\_PIN9}
    \subitem {GPIO Output PINs}, \hyperpage{52}
  \item {GPIOx\_PullDown}
    \subitem {GPIO Pull Types}, \hyperpage{48}
  \item {GPIOx\_PullUp}
    \subitem {GPIO Pull Types}, \hyperpage{48}
  \item {GPIOx\_PUSHPULL}
    \subitem {GPIO Output Types}, \hyperpage{46}
  \item {GPIOx\_VeryHighSpeed}
    \subitem {GPIO PIN Speed}, \hyperpage{47}
  \item {Group priorities}, \hyperpage{65}
    \subitem {GROUP\_PRIORITY\_0}, \hyperpage{66}
    \subitem {GROUP\_PRIORITY\_1}, \hyperpage{66}
    \subitem {GROUP\_PRIORITY\_10}, \hyperpage{68}
    \subitem {GROUP\_PRIORITY\_11}, \hyperpage{69}
    \subitem {GROUP\_PRIORITY\_12}, \hyperpage{69}
    \subitem {GROUP\_PRIORITY\_13}, \hyperpage{69}
    \subitem {GROUP\_PRIORITY\_14}, \hyperpage{69}
    \subitem {GROUP\_PRIORITY\_15}, \hyperpage{70}
    \subitem {GROUP\_PRIORITY\_2}, \hyperpage{66}
    \subitem {GROUP\_PRIORITY\_3}, \hyperpage{67}
    \subitem {GROUP\_PRIORITY\_4}, \hyperpage{67}
    \subitem {GROUP\_PRIORITY\_5}, \hyperpage{67}
    \subitem {GROUP\_PRIORITY\_6}, \hyperpage{67}
    \subitem {GROUP\_PRIORITY\_7}, \hyperpage{68}
    \subitem {GROUP\_PRIORITY\_8}, \hyperpage{68}
    \subitem {GROUP\_PRIORITY\_9}, \hyperpage{68}
    \subitem {NO\_GROUP\_PRIORITY}, \hyperpage{66}
  \item {GROUP\_0BITS}
    \subitem {Interrupt priority grouping}, \hyperpage{64}
  \item {GROUP\_1BITS}
    \subitem {Interrupt priority grouping}, \hyperpage{64}
  \item {GROUP\_2BITS}
    \subitem {Interrupt priority grouping}, \hyperpage{64}
  \item {GROUP\_3BITS}
    \subitem {Interrupt priority grouping}, \hyperpage{64}
  \item {GROUP\_4BITS}
    \subitem {Interrupt priority grouping}, \hyperpage{63}
  \item {GROUP\_PRIORITY\_0}
    \subitem {Group priorities}, \hyperpage{66}
  \item {GROUP\_PRIORITY\_1}
    \subitem {Group priorities}, \hyperpage{66}
  \item {GROUP\_PRIORITY\_10}
    \subitem {Group priorities}, \hyperpage{68}
  \item {GROUP\_PRIORITY\_11}
    \subitem {Group priorities}, \hyperpage{69}
  \item {GROUP\_PRIORITY\_12}
    \subitem {Group priorities}, \hyperpage{69}
  \item {GROUP\_PRIORITY\_13}
    \subitem {Group priorities}, \hyperpage{69}
  \item {GROUP\_PRIORITY\_14}
    \subitem {Group priorities}, \hyperpage{69}
  \item {GROUP\_PRIORITY\_15}
    \subitem {Group priorities}, \hyperpage{70}
  \item {GROUP\_PRIORITY\_2}
    \subitem {Group priorities}, \hyperpage{66}
  \item {GROUP\_PRIORITY\_3}
    \subitem {Group priorities}, \hyperpage{67}
  \item {GROUP\_PRIORITY\_4}
    \subitem {Group priorities}, \hyperpage{67}
  \item {GROUP\_PRIORITY\_5}
    \subitem {Group priorities}, \hyperpage{67}
  \item {GROUP\_PRIORITY\_6}
    \subitem {Group priorities}, \hyperpage{67}
  \item {GROUP\_PRIORITY\_7}
    \subitem {Group priorities}, \hyperpage{68}
  \item {GROUP\_PRIORITY\_8}
    \subitem {Group priorities}, \hyperpage{68}
  \item {GROUP\_PRIORITY\_9}
    \subitem {Group priorities}, \hyperpage{68}
  \item {GTPR\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{180}

  \indexspace

  \item {HardwareFlowControl}
    \subitem {USART\_InitType}, \hyperpage{178}
  \item {HBUZZER\_vInit}
    \subitem {BUZZER\_interface.h}, \hyperpage{203}
    \subitem {BUZZER\_program.c}, \hyperpage{206}
  \item {HBUZZER\_vSoundOff}
    \subitem {BUZZER\_interface.h}, \hyperpage{204}
    \subitem {BUZZER\_program.c}, \hyperpage{207}
  \item {HBUZZER\_vSoundOn}
    \subitem {BUZZER\_interface.h}, \hyperpage{203}
    \subitem {BUZZER\_program.c}, \hyperpage{207}
  \item {HBUZZER\_vToggleSound}
    \subitem {BUZZER\_interface.h}, \hyperpage{204}
    \subitem {BUZZER\_program.c}, \hyperpage{207}
  \item {HDCM\_vGetSpeedValue}
    \subitem {DCM\_interface.h}, \hyperpage{217}
    \subitem {DCM\_program.c}, \hyperpage{224}
  \item {HDCM\_vInitMotor}
    \subitem {DCM\_interface.h}, \hyperpage{214}
    \subitem {DCM\_program.c}, \hyperpage{221}
  \item {HDCM\_vMotorSpeedCntrl}
    \subitem {DCM\_interface.h}, \hyperpage{217}
    \subitem {DCM\_program.c}, \hyperpage{223}
  \item {HDCM\_vMoveBackward}
    \subitem {DCM\_interface.h}, \hyperpage{216}
    \subitem {DCM\_program.c}, \hyperpage{222}
  \item {HDCM\_vMoveForward}
    \subitem {DCM\_interface.h}, \hyperpage{215}
    \subitem {DCM\_program.c}, \hyperpage{222}
  \item {HDCM\_vStopMotor}
    \subitem {DCM\_interface.h}, \hyperpage{216}
    \subitem {DCM\_program.c}, \hyperpage{223}
  \item {HFSR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{164}
  \item {HPRE}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {HSE}
    \subitem {MRCC\_private.h}, \hyperpage{421}
  \item {HSE\_EN}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {HSEby10}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEby11}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEby12}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby13}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby14}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby15}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby16}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby17}
    \subitem {MRCC\_private.h}, \hyperpage{427}
  \item {HSEby18}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby19}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby2}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {HSEby20}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby21}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby22}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby23}
    \subitem {MRCC\_private.h}, \hyperpage{428}
  \item {HSEby24}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby25}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby26}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby27}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby28}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby29}
    \subitem {MRCC\_private.h}, \hyperpage{429}
  \item {HSEby3}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {HSEby30}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {HSEby31}
    \subitem {MRCC\_private.h}, \hyperpage{430}
  \item {HSEby4}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {HSEby5}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {HSEby6}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEby7}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEby8}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEby9}
    \subitem {MRCC\_private.h}, \hyperpage{426}
  \item {HSEBYP}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {HSI}
    \subitem {MRCC\_private.h}, \hyperpage{423}
  \item {HSI\_EN}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {HTR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{128}
  \item {HULTSNC\_ConfigType}, \hyperpage{140}
    \subitem {u8Pin}, \hyperpage{140}
    \subitem {u8Port}, \hyperpage{140}
  \item {HULTSNC\_f32GetDistance}
    \subitem {UltraSonic\_interface.h}, \hyperpage{248}
  \item {HULTSNC\_vInit}
    \subitem {UltraSonic\_interface.h}, \hyperpage{247}
  \item {HULTSNC\_vTrigger}
    \subitem {UltraSonic\_interface.h}, \hyperpage{248}

  \indexspace

  \item {I2C1\_ER}
    \subitem {NVIC Vector Table}, \hyperpage{85}
  \item {I2C1\_EV}
    \subitem {NVIC Vector Table}, \hyperpage{85}
  \item {I2C1EN}
    \subitem {MRCC\_config.h}, \hyperpage{378}
  \item {I2C2\_ER}
    \subitem {NVIC Vector Table}, \hyperpage{85}
  \item {I2C2\_EV}
    \subitem {NVIC Vector Table}, \hyperpage{85}
  \item {I2C2EN}
    \subitem {MRCC\_config.h}, \hyperpage{378}
  \item {I2C3\_ER}
    \subitem {NVIC Vector Table}, \hyperpage{91}
  \item {I2C3\_EV}
    \subitem {NVIC Vector Table}, \hyperpage{91}
  \item {I2C3EN}
    \subitem {MRCC\_config.h}, \hyperpage{378}
  \item {I2S\_CKIN}
    \subitem {MRCC\_private.h}, \hyperpage{423}
  \item {I2SCFGR}
    \subitem {SPI\_MemoryMapType}, \hyperpage{167}
  \item {I2SPR}
    \subitem {SPI\_MemoryMapType}, \hyperpage{167}
  \item {I2SSRC}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {IABRx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{149}
  \item {ICERx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{147}
  \item {ICPRx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{148}
  \item {ICSR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{161}
  \item {ID options}, \hyperpage{96}, \hyperpage{98}
    \subitem {AHB1ENR\_CRCEN}, \hyperpage{99}
    \subitem {AHB1ENR\_DMA1EN}, \hyperpage{99}
    \subitem {AHB1ENR\_DMA2EN}, \hyperpage{99}
    \subitem {AHB1ENR\_GPIOAEN}, \hyperpage{101}
    \subitem {AHB1ENR\_GPIOBEN}, \hyperpage{101}
    \subitem {AHB1ENR\_GPIOCEN}, \hyperpage{100}
    \subitem {AHB1ENR\_GPIODEN}, \hyperpage{100}
    \subitem {AHB1ENR\_GPIOEEN}, \hyperpage{100}
    \subitem {AHB1ENR\_GPIOHEN}, \hyperpage{100}
    \subitem {AHB1LPENR\_FLITFLPEN}, \hyperpage{107}
    \subitem {AHB2ENR\_OTGFSEN}, \hyperpage{101}
    \subitem {APB1ENR\_I2C1EN}, \hyperpage{102}
    \subitem {APB1ENR\_I2C2EN}, \hyperpage{102}
    \subitem {APB1ENR\_I2C3EN}, \hyperpage{102}
    \subitem {APB1ENR\_PWREN}, \hyperpage{101}
    \subitem {APB1ENR\_SPI2EN}, \hyperpage{103}
    \subitem {APB1ENR\_SPI3EN}, \hyperpage{103}
    \subitem {APB1ENR\_TIM2EN}, \hyperpage{104}
    \subitem {APB1ENR\_TIM3EN}, \hyperpage{104}
    \subitem {APB1ENR\_TIM4EN}, \hyperpage{104}
    \subitem {APB1ENR\_TIM5EN}, \hyperpage{103}
    \subitem {APB1ENR\_USART2EN}, \hyperpage{102}
    \subitem {APB1ENR\_WWDGEN}, \hyperpage{103}
    \subitem {APB2ENR\_ADC1EN}, \hyperpage{106}
    \subitem {APB2ENR\_SDIOEN}, \hyperpage{106}
    \subitem {APB2ENR\_SPI1EN}, \hyperpage{106}
    \subitem {APB2ENR\_SPI4EN}, \hyperpage{105}
    \subitem {APB2ENR\_SYSCFGEN}, \hyperpage{105}
    \subitem {APB2ENR\_TIM10EN}, \hyperpage{105}
    \subitem {APB2ENR\_TIM11EN}, \hyperpage{104}
    \subitem {APB2ENR\_TIM1EN}, \hyperpage{107}
    \subitem {APB2ENR\_TIM9EN}, \hyperpage{105}
    \subitem {APB2ENR\_USART1EN}, \hyperpage{107}
    \subitem {APB2ENR\_USART6EN}, \hyperpage{106}
    \subitem {RCC\_AHB1}, \hyperpage{96}
    \subitem {RCC\_AHB1LPENR}, \hyperpage{97}
    \subitem {RCC\_AHB2}, \hyperpage{96}
    \subitem {RCC\_APB1}, \hyperpage{97}
    \subitem {RCC\_APB2}, \hyperpage{97}
  \item {IDRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{138}
  \item {IMR}
    \subitem {EXTI\_Type}, \hyperpage{136}
  \item {INITIAL\_ZERO}
    \subitem {Standard values}, \hyperpage{26}
  \item {InputType}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{144}
  \item {Interrupt line IDs}, \hyperpage{35}
    \subitem {EXTI\_LINE0}, \hyperpage{35}
    \subitem {EXTI\_LINE1}, \hyperpage{35}
    \subitem {EXTI\_LINE10}, \hyperpage{38}
    \subitem {EXTI\_LINE11}, \hyperpage{38}
    \subitem {EXTI\_LINE12}, \hyperpage{38}
    \subitem {EXTI\_LINE13}, \hyperpage{38}
    \subitem {EXTI\_LINE14}, \hyperpage{39}
    \subitem {EXTI\_LINE15}, \hyperpage{39}
    \subitem {EXTI\_LINE2}, \hyperpage{36}
    \subitem {EXTI\_LINE3}, \hyperpage{36}
    \subitem {EXTI\_LINE4}, \hyperpage{36}
    \subitem {EXTI\_LINE5}, \hyperpage{36}
    \subitem {EXTI\_LINE6}, \hyperpage{37}
    \subitem {EXTI\_LINE7}, \hyperpage{37}
    \subitem {EXTI\_LINE8}, \hyperpage{37}
    \subitem {EXTI\_LINE9}, \hyperpage{37}
  \item {Interrupt priority grouping}, \hyperpage{61}
    \subitem {\_16GROUP\_NoSub\_Priorities}, \hyperpage{62}
    \subitem {\_2GROUP\_8Sub\_Priorities}, \hyperpage{63}
    \subitem {\_4GROUP\_4Sub\_Priorities}, \hyperpage{62}
    \subitem {\_8GROUP\_2Sub\_Priorities}, \hyperpage{62}
    \subitem {GROUP\_0BITS}, \hyperpage{64}
    \subitem {GROUP\_1BITS}, \hyperpage{64}
    \subitem {GROUP\_2BITS}, \hyperpage{64}
    \subitem {GROUP\_3BITS}, \hyperpage{64}
    \subitem {GROUP\_4BITS}, \hyperpage{63}
    \subitem {NoGROUP\_16Sub\_Priorities}, \hyperpage{63}
  \item {Interrupt trigger status}, \hyperpage{39}
    \subitem {EXTI\_FallingEdge}, \hyperpage{39}
    \subitem {EXTI\_OnChange}, \hyperpage{40}
    \subitem {EXTI\_RisingEdge}, \hyperpage{40}
  \item {IPRx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{150}
  \item {ISERx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{146}
  \item {ISPRx}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{148}

  \indexspace

  \item {JDR1}
    \subitem {ADC\_MemoryMapType}, \hyperpage{129}
  \item {JDR2}
    \subitem {ADC\_MemoryMapType}, \hyperpage{129}
  \item {JDR3}
    \subitem {ADC\_MemoryMapType}, \hyperpage{129}
  \item {JDR4}
    \subitem {ADC\_MemoryMapType}, \hyperpage{130}
  \item {JOFR1}
    \subitem {ADC\_MemoryMapType}, \hyperpage{127}
  \item {JOFR2}
    \subitem {ADC\_MemoryMapType}, \hyperpage{127}
  \item {JOFR3}
    \subitem {ADC\_MemoryMapType}, \hyperpage{127}
  \item {JOFR4}
    \subitem {ADC\_MemoryMapType}, \hyperpage{128}
  \item {JSQR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{129}

  \indexspace

  \item {LastBitClockPulse}
    \subitem {USART\_ClockInitTypeDef}, \hyperpage{175}
  \item {LCKK\_BIT\_POS}
    \subitem {GPIO\_config.h}, \hyperpage{314}
  \item {LCKRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{139}
  \item {LED\_LEDConfiguration}, \hyperpage{141}
    \subitem {u8Pin}, \hyperpage{141}
    \subitem {u8Port}, \hyperpage{141}
  \item {LineNum}
    \subitem {EXTI\_ConfigType}, \hyperpage{134}
  \item {LOAD}
    \subitem {SysTick\_Type}, \hyperpage{168}
  \item {LSE}
    \subitem {MRCC\_private.h}, \hyperpage{423}
  \item {LTR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{128}

  \indexspace

  \item {MADC\_u16ConvertToDigital}
    \subitem {ADC\_interface.h}, \hyperpage{269}
  \item {MADC\_vDisable}
    \subitem {ADC\_interface.h}, \hyperpage{270}
  \item {MADC\_vEnable}
    \subitem {ADC\_interface.h}, \hyperpage{270}
  \item {MADC\_vInit}
    \subitem {ADC\_interface.h}, \hyperpage{265}
  \item {MADC\_vRegINT\_Disable}
    \subitem {ADC\_interface.h}, \hyperpage{270}
  \item {MADC\_vRegINTEnable}
    \subitem {ADC\_interface.h}, \hyperpage{271}
  \item {MADC\_vSelectChannel}
    \subitem {ADC\_interface.h}, \hyperpage{271}
  \item {MADC\_vSetCallBack}
    \subitem {ADC\_interface.h}, \hyperpage{271}
  \item {MAX\_SPEED}
    \subitem {DCM\_config.h}, \hyperpage{212}
  \item {MAX\_TICKS}
    \subitem {Systick Configuration}, \hyperpage{112}
  \item {MCO1}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {MCO1PRE}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {MCO2}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {MCO2PRE}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {MEMORY\_MANAGE}
    \subitem {NVIC Settable Priorities}, \hyperpage{95}
  \item {MEMRMP}
    \subitem {MSYSCFG\_MemMap\_t}, \hyperpage{145}
  \item {MEXTI}
    \subitem {EXTI Registers}, \hyperpage{41}
  \item {MEXTI\_vDisableLine}
    \subitem {EXTI\_interface.h}, \hyperpage{292}
    \subitem {EXTI\_program.c}, \hyperpage{302}
  \item {MEXTI\_vEnableLine}
    \subitem {EXTI\_interface.h}, \hyperpage{291}
    \subitem {EXTI\_program.c}, \hyperpage{302}
  \item {MEXTI\_vInit}
    \subitem {EXTI\_interface.h}, \hyperpage{288}
    \subitem {EXTI\_program.c}, \hyperpage{298}
  \item {MEXTI\_vInit\_WithStruct}
    \subitem {EXTI\_interface.h}, \hyperpage{291}
    \subitem {EXTI\_program.c}, \hyperpage{301}
  \item {MEXTI\_vSetCallback}
    \subitem {EXTI\_interface.h}, \hyperpage{293}
    \subitem {EXTI\_program.c}, \hyperpage{304}
  \item {MEXTI\_vSetTrigger}
    \subitem {EXTI\_interface.h}, \hyperpage{293}
    \subitem {EXTI\_program.c}, \hyperpage{303}
  \item {MEXTI\_vSWITrigger}
    \subitem {EXTI\_interface.h}, \hyperpage{292}
    \subitem {EXTI\_program.c}, \hyperpage{302}
  \item {MGPIOx\_ConfigType}, \hyperpage{142}
    \subitem {AF\_Type}, \hyperpage{144}
    \subitem {InputType}, \hyperpage{144}
    \subitem {Mode}, \hyperpage{143}
    \subitem {OutputSpeed}, \hyperpage{143}
    \subitem {OutputType}, \hyperpage{143}
    \subitem {Pin}, \hyperpage{143}
    \subitem {Port}, \hyperpage{142}
  \item {MGPIOx\_u8GetPinValue}
    \subitem {GPIO\_interface.h}, \hyperpage{322}
    \subitem {GPIO\_program.c}, \hyperpage{337}
  \item {MGPIOx\_vInit}
    \subitem {GPIO\_interface.h}, \hyperpage{327}
    \subitem {GPIO\_program.c}, \hyperpage{341}
  \item {MGPIOx\_vLockedPins}
    \subitem {GPIO\_interface.h}, \hyperpage{319}
    \subitem {GPIO\_program.c}, \hyperpage{333}
  \item {MGPIOx\_vSetAlternateFunctionON}
    \subitem {GPIO\_interface.h}, \hyperpage{325}
    \subitem {GPIO\_program.c}, \hyperpage{340}
  \item {MGPIOx\_vSetPinInputPullType}
    \subitem {GPIO\_interface.h}, \hyperpage{322}
    \subitem {GPIO\_program.c}, \hyperpage{336}
  \item {MGPIOx\_vSetPinMode}
    \subitem {GPIO\_interface.h}, \hyperpage{319}
    \subitem {GPIO\_program.c}, \hyperpage{334}
  \item {MGPIOx\_vSetPinOutputSpeed}
    \subitem {GPIO\_interface.h}, \hyperpage{321}
    \subitem {GPIO\_program.c}, \hyperpage{336}
  \item {MGPIOx\_vSetPinOutputType}
    \subitem {GPIO\_interface.h}, \hyperpage{320}
    \subitem {GPIO\_program.c}, \hyperpage{335}
  \item {MGPIOx\_vSetPinValue}
    \subitem {GPIO\_interface.h}, \hyperpage{323}
    \subitem {GPIO\_program.c}, \hyperpage{338}
  \item {MGPIOx\_vSetPortConfigLock}
    \subitem {GPIO\_interface.h}, \hyperpage{327}
  \item {MGPIOx\_vSetResetAtomic}
    \subitem {GPIO\_interface.h}, \hyperpage{324}
    \subitem {GPIO\_program.c}, \hyperpage{339}
  \item {MGPIOx\_vTogglePinValue}
    \subitem {GPIO\_interface.h}, \hyperpage{327}
    \subitem {GPIO\_program.c}, \hyperpage{342}
  \item {MICRO\_SEC}
    \subitem {Delay Units}, \hyperpage{113}
  \item {MILLI\_SEC}
    \subitem {Delay Units}, \hyperpage{113}
  \item {MMFAR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{164}
  \item {MNVIC}
    \subitem {NVIC Registers}, \hyperpage{93}
  \item {MNVIC\_STIR}
    \subitem {NVIC\_private.h}, \hyperpage{361}
  \item {MNVIC\_u8GetActive}
    \subitem {NVIC\_interface.h}, \hyperpage{356}
    \subitem {NVIC\_program.c}, \hyperpage{366}
  \item {MNVIC\_vClearPendingFlag}
    \subitem {NVIC\_interface.h}, \hyperpage{355}
    \subitem {NVIC\_program.c}, \hyperpage{365}
  \item {MNVIC\_vDisablePeriphral}
    \subitem {NVIC\_interface.h}, \hyperpage{354}
    \subitem {NVIC\_program.c}, \hyperpage{364}
  \item {MNVIC\_vEnablePeriphral}
    \subitem {NVIC\_interface.h}, \hyperpage{354}
    \subitem {NVIC\_program.c}, \hyperpage{364}
  \item {MNVIC\_vSetPendingFlag}
    \subitem {NVIC\_interface.h}, \hyperpage{355}
    \subitem {NVIC\_program.c}, \hyperpage{365}
  \item {MNVIC\_vSetPriority}
    \subitem {NVIC\_interface.h}, \hyperpage{357}
    \subitem {NVIC\_program.c}, \hyperpage{367}
  \item {MNVIC\_vSetPriorityConfig}
    \subitem {NVIC\_interface.h}, \hyperpage{356}
    \subitem {NVIC\_program.c}, \hyperpage{366}
  \item {Mode}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{143}
  \item {MODE\_8BIT}
    \subitem {UART Bit Sizes}, \hyperpage{122}
  \item {MODE\_9BIT}
    \subitem {UART Bit Sizes}, \hyperpage{123}
  \item {MODERx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{138}
  \item {MRCC\_config.h}
    \subitem {ADC1EN}, \hyperpage{381}
    \subitem {CRCCLK}, \hyperpage{376}
    \subitem {CSS}, \hyperpage{373}
    \subitem {DMA1CLK}, \hyperpage{376}
    \subitem {DMA2CLK}, \hyperpage{376}
    \subitem {GPIOACLK}, \hyperpage{377}
    \subitem {GPIOBCLK}, \hyperpage{377}
    \subitem {GPIOCCLK}, \hyperpage{377}
    \subitem {GPIODCLK}, \hyperpage{377}
    \subitem {GPIOECLK}, \hyperpage{377}
    \subitem {GPIOHCLK}, \hyperpage{376}
    \subitem {HPRE}, \hyperpage{375}
    \subitem {HSE\_EN}, \hyperpage{373}
    \subitem {HSEBYP}, \hyperpage{373}
    \subitem {HSI\_EN}, \hyperpage{373}
    \subitem {I2C1EN}, \hyperpage{378}
    \subitem {I2C2EN}, \hyperpage{378}
    \subitem {I2C3EN}, \hyperpage{378}
    \subitem {I2SSRC}, \hyperpage{375}
    \subitem {MCO1}, \hyperpage{375}
    \subitem {MCO1PRE}, \hyperpage{374}
    \subitem {MCO2}, \hyperpage{374}
    \subitem {MCO2PRE}, \hyperpage{374}
    \subitem {OTGFS}, \hyperpage{377}
    \subitem {PLL}, \hyperpage{372}
    \subitem {PLLI2S}, \hyperpage{372}
    \subitem {PLLM}, \hyperpage{374}
    \subitem {PLLN}, \hyperpage{374}
    \subitem {PLLP}, \hyperpage{374}
    \subitem {PLLQ}, \hyperpage{373}
    \subitem {PLLSRC}, \hyperpage{373}
    \subitem {PPRE1}, \hyperpage{375}
    \subitem {PPRE2}, \hyperpage{375}
    \subitem {PWREN}, \hyperpage{378}
    \subitem {RTCPRE}, \hyperpage{375}
    \subitem {SDIOEN}, \hyperpage{381}
    \subitem {SPI1EN}, \hyperpage{380}
    \subitem {SPI2EN}, \hyperpage{379}
    \subitem {SPI3EN}, \hyperpage{378}
    \subitem {SPI4EN}, \hyperpage{380}
    \subitem {SW}, \hyperpage{376}
    \subitem {SWS}, \hyperpage{376}
    \subitem {SYSCFGEN}, \hyperpage{380}
    \subitem {TIM10EN}, \hyperpage{380}
    \subitem {TIM11EN}, \hyperpage{380}
    \subitem {TIM1EN}, \hyperpage{381}
    \subitem {TIM2EN}, \hyperpage{379}
    \subitem {TIM3EN}, \hyperpage{379}
    \subitem {TIM4EN}, \hyperpage{379}
    \subitem {TIM5EN}, \hyperpage{379}
    \subitem {TIM9EN}, \hyperpage{380}
    \subitem {USART1EN}, \hyperpage{381}
    \subitem {USART2EN}, \hyperpage{378}
    \subitem {USART6EN}, \hyperpage{381}
    \subitem {WWDGEN}, \hyperpage{379}
  \item {MRCC\_interface.h}
    \subitem {MRCC\_vDisablePeriphralCLK}, \hyperpage{397}
    \subitem {MRCC\_vEnablePeriphralCLK}, \hyperpage{396}
    \subitem {MRCC\_vInit}, \hyperpage{392}
  \item {MRCC\_private.h}
    \subitem {AHBby16}, \hyperpage{430}
    \subitem {AHBby2}, \hyperpage{430}
    \subitem {AHBby4}, \hyperpage{430}
    \subitem {AHBby8}, \hyperpage{430}
    \subitem {BYBASED}, \hyperpage{421}
    \subitem {DISABLE}, \hyperpage{421}
    \subitem {DivisionBy2}, \hyperpage{422}
    \subitem {DivisionBy3}, \hyperpage{422}
    \subitem {DivisionBy4}, \hyperpage{422}
    \subitem {DivisionBy5}, \hyperpage{422}
    \subitem {ENABLE}, \hyperpage{420}
    \subitem {Equal\_0}, \hyperpage{431}
    \subitem {Equal\_1}, \hyperpage{431}
    \subitem {Equal\_10}, \hyperpage{432}
    \subitem {Equal\_11}, \hyperpage{432}
    \subitem {Equal\_12}, \hyperpage{433}
    \subitem {Equal\_13}, \hyperpage{433}
    \subitem {Equal\_14}, \hyperpage{433}
    \subitem {Equal\_15}, \hyperpage{433}
    \subitem {Equal\_16}, \hyperpage{433}
    \subitem {Equal\_17}, \hyperpage{433}
    \subitem {Equal\_18}, \hyperpage{434}
    \subitem {Equal\_19}, \hyperpage{434}
    \subitem {Equal\_2}, \hyperpage{431}
    \subitem {Equal\_20}, \hyperpage{434}
    \subitem {Equal\_21}, \hyperpage{434}
    \subitem {Equal\_22}, \hyperpage{434}
    \subitem {Equal\_23}, \hyperpage{434}
    \subitem {Equal\_24}, \hyperpage{435}
    \subitem {Equal\_25}, \hyperpage{435}
    \subitem {Equal\_26}, \hyperpage{435}
    \subitem {Equal\_27}, \hyperpage{435}
    \subitem {Equal\_28}, \hyperpage{435}
    \subitem {Equal\_29}, \hyperpage{435}
    \subitem {Equal\_3}, \hyperpage{431}
    \subitem {Equal\_30}, \hyperpage{436}
    \subitem {Equal\_31}, \hyperpage{436}
    \subitem {Equal\_32}, \hyperpage{436}
    \subitem {Equal\_33}, \hyperpage{436}
    \subitem {Equal\_34}, \hyperpage{436}
    \subitem {Equal\_35}, \hyperpage{436}
    \subitem {Equal\_36}, \hyperpage{437}
    \subitem {Equal\_37}, \hyperpage{437}
    \subitem {Equal\_38}, \hyperpage{437}
    \subitem {Equal\_39}, \hyperpage{437}
    \subitem {Equal\_4}, \hyperpage{431}
    \subitem {Equal\_40}, \hyperpage{437}
    \subitem {Equal\_41}, \hyperpage{437}
    \subitem {Equal\_42}, \hyperpage{438}
    \subitem {Equal\_43}, \hyperpage{438}
    \subitem {Equal\_44}, \hyperpage{438}
    \subitem {Equal\_45}, \hyperpage{438}
    \subitem {Equal\_46}, \hyperpage{438}
    \subitem {Equal\_47}, \hyperpage{438}
    \subitem {Equal\_48}, \hyperpage{439}
    \subitem {Equal\_49}, \hyperpage{439}
    \subitem {Equal\_5}, \hyperpage{431}
    \subitem {Equal\_50}, \hyperpage{439}
    \subitem {Equal\_51}, \hyperpage{439}
    \subitem {Equal\_52}, \hyperpage{439}
    \subitem {Equal\_53}, \hyperpage{439}
    \subitem {Equal\_54}, \hyperpage{440}
    \subitem {Equal\_55}, \hyperpage{440}
    \subitem {Equal\_56}, \hyperpage{440}
    \subitem {Equal\_57}, \hyperpage{440}
    \subitem {Equal\_58}, \hyperpage{440}
    \subitem {Equal\_59}, \hyperpage{440}
    \subitem {Equal\_6}, \hyperpage{432}
    \subitem {Equal\_60}, \hyperpage{441}
    \subitem {Equal\_61}, \hyperpage{441}
    \subitem {Equal\_62}, \hyperpage{441}
    \subitem {Equal\_63}, \hyperpage{441}
    \subitem {Equal\_7}, \hyperpage{432}
    \subitem {Equal\_8}, \hyperpage{432}
    \subitem {Equal\_9}, \hyperpage{432}
    \subitem {HSE}, \hyperpage{421}
    \subitem {HSEby10}, \hyperpage{426}
    \subitem {HSEby11}, \hyperpage{426}
    \subitem {HSEby12}, \hyperpage{427}
    \subitem {HSEby13}, \hyperpage{427}
    \subitem {HSEby14}, \hyperpage{427}
    \subitem {HSEby15}, \hyperpage{427}
    \subitem {HSEby16}, \hyperpage{427}
    \subitem {HSEby17}, \hyperpage{427}
    \subitem {HSEby18}, \hyperpage{428}
    \subitem {HSEby19}, \hyperpage{428}
    \subitem {HSEby2}, \hyperpage{425}
    \subitem {HSEby20}, \hyperpage{428}
    \subitem {HSEby21}, \hyperpage{428}
    \subitem {HSEby22}, \hyperpage{428}
    \subitem {HSEby23}, \hyperpage{428}
    \subitem {HSEby24}, \hyperpage{429}
    \subitem {HSEby25}, \hyperpage{429}
    \subitem {HSEby26}, \hyperpage{429}
    \subitem {HSEby27}, \hyperpage{429}
    \subitem {HSEby28}, \hyperpage{429}
    \subitem {HSEby29}, \hyperpage{429}
    \subitem {HSEby3}, \hyperpage{425}
    \subitem {HSEby30}, \hyperpage{430}
    \subitem {HSEby31}, \hyperpage{430}
    \subitem {HSEby4}, \hyperpage{425}
    \subitem {HSEby5}, \hyperpage{425}
    \subitem {HSEby6}, \hyperpage{426}
    \subitem {HSEby7}, \hyperpage{426}
    \subitem {HSEby8}, \hyperpage{426}
    \subitem {HSEby9}, \hyperpage{426}
    \subitem {HSI}, \hyperpage{423}
    \subitem {I2S\_CKIN}, \hyperpage{423}
    \subitem {LSE}, \hyperpage{423}
    \subitem {NoCLK0}, \hyperpage{425}
    \subitem {NoCLK1}, \hyperpage{425}
    \subitem {NoDivision}, \hyperpage{422}
    \subitem {NOTBYBASED}, \hyperpage{421}
    \subitem {PLLCLK}, \hyperpage{422, 423}
    \subitem {PLLI2SCLK}, \hyperpage{421}
    \subitem {RCC}, \hyperpage{404}
    \subitem {RCC\_AHB1ENR\_CRCEN}, \hyperpage{415}
    \subitem {RCC\_AHB1ENR\_DMA1EN}, \hyperpage{415}
    \subitem {RCC\_AHB1ENR\_DMA2EN}, \hyperpage{415}
    \subitem {RCC\_AHB1ENR\_GPIOAEN}, \hyperpage{416}
    \subitem {RCC\_AHB1ENR\_GPIOBEN}, \hyperpage{416}
    \subitem {RCC\_AHB1ENR\_GPIOCEN}, \hyperpage{416}
    \subitem {RCC\_AHB1ENR\_GPIODEN}, \hyperpage{416}
    \subitem {RCC\_AHB1ENR\_GPIOEEN}, \hyperpage{415}
    \subitem {RCC\_AHB1ENR\_GPIOHEN}, \hyperpage{415}
    \subitem {RCC\_AHB1LPENR\_FLITFLPEN}, \hyperpage{420}
    \subitem {RCC\_AHB2ENR\_OTGFSEN}, \hyperpage{416}
    \subitem {RCC\_APB1ENR\_I2C1EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_I2C2EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_I2C3EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_PWREN}, \hyperpage{416}
    \subitem {RCC\_APB1ENR\_SPI2EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_SPI3EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_TIM2EN}, \hyperpage{418}
    \subitem {RCC\_APB1ENR\_TIM3EN}, \hyperpage{418}
    \subitem {RCC\_APB1ENR\_TIM4EN}, \hyperpage{418}
    \subitem {RCC\_APB1ENR\_TIM5EN}, \hyperpage{418}
    \subitem {RCC\_APB1ENR\_USART2EN}, \hyperpage{417}
    \subitem {RCC\_APB1ENR\_WWDGEN}, \hyperpage{418}
    \subitem {RCC\_APB2ENR\_ADC1EN}, \hyperpage{420}
    \subitem {RCC\_APB2ENR\_SDIOEN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_SPI1EN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_SPI4EN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_SYSCFGEN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_TIM10EN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_TIM11EN}, \hyperpage{418}
    \subitem {RCC\_APB2ENR\_TIM1EN}, \hyperpage{420}
    \subitem {RCC\_APB2ENR\_TIM9EN}, \hyperpage{419}
    \subitem {RCC\_APB2ENR\_USART1EN}, \hyperpage{420}
    \subitem {RCC\_APB2ENR\_USART6EN}, \hyperpage{420}
    \subitem {RCC\_BASE\_ADDRESS}, \hyperpage{404}
    \subitem {RCC\_CFGR\_HPRE\_b0}, \hyperpage{413}
    \subitem {RCC\_CFGR\_HPRE\_b1}, \hyperpage{414}
    \subitem {RCC\_CFGR\_HPRE\_b2}, \hyperpage{414}
    \subitem {RCC\_CFGR\_HPRE\_b3}, \hyperpage{414}
    \subitem {RCC\_CFGR\_I2SSRC}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC1\_b0}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC1\_b1}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC1PRE\_b0}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC1PRE\_b1}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC1PRE\_b2}, \hyperpage{411}
    \subitem {RCC\_CFGR\_MOC2\_b0}, \hyperpage{410}
    \subitem {RCC\_CFGR\_MOC2\_b1}, \hyperpage{410}
    \subitem {RCC\_CFGR\_MOC2PRE\_b0}, \hyperpage{410}
    \subitem {RCC\_CFGR\_MOC2PRE\_b1}, \hyperpage{410}
    \subitem {RCC\_CFGR\_MOC2PRE\_b2}, \hyperpage{410}
    \subitem {RCC\_CFGR\_PPRE1\_b0}, \hyperpage{413}
    \subitem {RCC\_CFGR\_PPRE1\_b1}, \hyperpage{413}
    \subitem {RCC\_CFGR\_PPRE1\_b2}, \hyperpage{413}
    \subitem {RCC\_CFGR\_PPRE2\_b0}, \hyperpage{412}
    \subitem {RCC\_CFGR\_PPRE2\_b1}, \hyperpage{413}
    \subitem {RCC\_CFGR\_PPRE2\_b2}, \hyperpage{413}
    \subitem {RCC\_CFGR\_RTCPRE\_b0}, \hyperpage{412}
    \subitem {RCC\_CFGR\_RTCPRE\_b1}, \hyperpage{412}
    \subitem {RCC\_CFGR\_RTCPRE\_b2}, \hyperpage{412}
    \subitem {RCC\_CFGR\_RTCPRE\_b3}, \hyperpage{412}
    \subitem {RCC\_CFGR\_RTCPRE\_b4}, \hyperpage{412}
    \subitem {RCC\_CFGR\_SW\_b0}, \hyperpage{414}
    \subitem {RCC\_CFGR\_SW\_b1}, \hyperpage{415}
    \subitem {RCC\_CFGR\_SWS\_b0}, \hyperpage{414}
    \subitem {RCC\_CFGR\_SWS\_b1}, \hyperpage{414}
    \subitem {RCC\_CR\_CSSON}, \hyperpage{405}
    \subitem {RCC\_CR\_HSEBYP}, \hyperpage{405}
    \subitem {RCC\_CR\_HSEON}, \hyperpage{406}
    \subitem {RCC\_CR\_HSERDY}, \hyperpage{405}
    \subitem {RCC\_CR\_HSION}, \hyperpage{406}
    \subitem {RCC\_CR\_HSIRDY}, \hyperpage{406}
    \subitem {RCC\_CR\_PLLI2SON}, \hyperpage{405}
    \subitem {RCC\_CR\_PLLI2SRDY}, \hyperpage{404}
    \subitem {RCC\_CR\_PLLON}, \hyperpage{405}
    \subitem {RCC\_CR\_PLLRDY}, \hyperpage{405}
    \subitem {RCC\_PLLCFGR\_PLLM\_b0}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLM\_b1}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLM\_b2}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLM\_b3}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLM\_b4}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLM\_b5}, \hyperpage{410}
    \subitem {RCC\_PLLCFGR\_PLLN\_b0}, \hyperpage{407}
    \subitem {RCC\_PLLCFGR\_PLLN\_b1}, \hyperpage{407}
    \subitem {RCC\_PLLCFGR\_PLLN\_b2}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b3}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b4}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b5}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b6}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b7}, \hyperpage{408}
    \subitem {RCC\_PLLCFGR\_PLLN\_b8}, \hyperpage{409}
    \subitem {RCC\_PLLCFGR\_PLLP\_b0}, \hyperpage{407}
    \subitem {RCC\_PLLCFGR\_PLLP\_b1}, \hyperpage{407}
    \subitem {RCC\_PLLCFGR\_PLLQ\_b0}, \hyperpage{406}
    \subitem {RCC\_PLLCFGR\_PLLQ\_b1}, \hyperpage{406}
    \subitem {RCC\_PLLCFGR\_PLLQ\_b2}, \hyperpage{406}
    \subitem {RCC\_PLLCFGR\_PLLQ\_b3}, \hyperpage{407}
    \subitem {RCC\_PLLCFGR\_PLLSRC}, \hyperpage{407}
    \subitem {SYSCLK}, \hyperpage{421}
    \subitem {SYSCLKby128}, \hyperpage{424}
    \subitem {SYSCLKby16}, \hyperpage{424}
    \subitem {SYSCLKby2}, \hyperpage{423}
    \subitem {SYSCLKby256}, \hyperpage{424}
    \subitem {SYSCLKby4}, \hyperpage{423}
    \subitem {SYSCLKby512}, \hyperpage{424}
    \subitem {SYSCLKby64}, \hyperpage{424}
    \subitem {SYSCLKby8}, \hyperpage{424}
  \item {MRCC\_program.c}
    \subitem {MRCC\_vDisablePeriphralCLK}, \hyperpage{452}
    \subitem {MRCC\_vEnablePeriphralCLK}, \hyperpage{451}
    \subitem {MRCC\_vInit}, \hyperpage{447}
  \item {MRCC\_vDisablePeriphralCLK}
    \subitem {MRCC\_interface.h}, \hyperpage{397}
    \subitem {MRCC\_program.c}, \hyperpage{452}
  \item {MRCC\_vEnablePeriphralCLK}
    \subitem {MRCC\_interface.h}, \hyperpage{396}
    \subitem {MRCC\_program.c}, \hyperpage{451}
  \item {MRCC\_vInit}
    \subitem {MRCC\_interface.h}, \hyperpage{392}
    \subitem {MRCC\_program.c}, \hyperpage{447}
  \item {MSCB}
    \subitem {NVIC Registers}, \hyperpage{93}
  \item {MSYSCFG}
    \subitem {SYSCFG Memory Registers}, \hyperpage{43}
  \item {MSYSCFG\_MemMap\_t}, \hyperpage{144}
    \subitem {CMPCR}, \hyperpage{145}
    \subitem {EXTICR}, \hyperpage{145}
    \subitem {MEMRMP}, \hyperpage{145}
    \subitem {PMC}, \hyperpage{145}
  \item {MSYSCFG\_vSetEXTIPort}
    \subitem {EXTI\_interface.h}, \hyperpage{294}
    \subitem {EXTI\_program.c}, \hyperpage{298}
  \item {MSysTick\_u32GetElapsedTime}
    \subitem {SysTick\_interface.h}, \hyperpage{482}
    \subitem {SysTick\_program.c}, \hyperpage{493}
  \item {MSysTick\_u32GetRemainingTime}
    \subitem {SysTick\_interface.h}, \hyperpage{482}
    \subitem {SysTick\_program.c}, \hyperpage{494}
  \item {MSysTick\_vDelay}
    \subitem {SysTick\_interface.h}, \hyperpage{477}
    \subitem {SysTick\_program.c}, \hyperpage{489}
  \item {MSysTick\_vDelayMicroSec}
    \subitem {SysTick\_interface.h}, \hyperpage{478}
    \subitem {SysTick\_program.c}, \hyperpage{489}
  \item {MSysTick\_vDelayMilliSec}
    \subitem {SysTick\_interface.h}, \hyperpage{478}
    \subitem {SysTick\_program.c}, \hyperpage{490}
  \item {MSysTick\_vDelaySec}
    \subitem {SysTick\_interface.h}, \hyperpage{479}
    \subitem {SysTick\_program.c}, \hyperpage{491}
  \item {MSysTick\_vDisable}
    \subitem {SysTick\_interface.h}, \hyperpage{483}
    \subitem {SysTick\_program.c}, \hyperpage{494}
  \item {MSysTick\_vDisableException}
    \subitem {SysTick\_interface.h}, \hyperpage{483}
    \subitem {SysTick\_program.c}, \hyperpage{495}
  \item {MSysTick\_vEnable}
    \subitem {SysTick\_interface.h}, \hyperpage{482}
    \subitem {SysTick\_program.c}, \hyperpage{494}
  \item {MSysTick\_vEnableException}
    \subitem {SysTick\_interface.h}, \hyperpage{483}
    \subitem {SysTick\_program.c}, \hyperpage{495}
  \item {MSysTick\_vInit}
    \subitem {SysTick\_interface.h}, \hyperpage{476}
    \subitem {SysTick\_program.c}, \hyperpage{487}
  \item {MSysTick\_vSetBusyWait}
    \subitem {SysTick\_interface.h}, \hyperpage{476}
    \subitem {SysTick\_program.c}, \hyperpage{488}
  \item {MSysTick\_vSetPeriodicInterval}
    \subitem {SysTick\_interface.h}, \hyperpage{480}
    \subitem {SysTick\_program.c}, \hyperpage{492}
  \item {MSysTick\_vSetSingleInterval}
    \subitem {SysTick\_interface.h}, \hyperpage{480}
    \subitem {SysTick\_program.c}, \hyperpage{492}
  \item {MSysTick\_vStopInterval}
    \subitem {SysTick\_interface.h}, \hyperpage{481}
    \subitem {SysTick\_program.c}, \hyperpage{493}
  \item {MUSART1\_vSetCallBack}
    \subitem {UART\_interface.h}, \hyperpage{553}
  \item {MUSART2\_vSetCallBack}
    \subitem {UART\_interface.h}, \hyperpage{553}
  \item {MUSART6\_vSetCallBack}
    \subitem {UART\_interface.h}, \hyperpage{554}
  \item {MUSART\_CR1\_IDLEIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_M\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR1\_OVER8\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR1\_PCE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR1\_PEIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_PS\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_RE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_CR1\_RWU\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_CR1\_RXNEIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_SBK\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_CR1\_TCIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_TE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_CR1\_TXEIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{562}
  \item {MUSART\_CR1\_UE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR1\_WAKE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR2\_ADD0\_BIT}
    \subitem {UART\_private.h}, \hyperpage{563}
  \item {MUSART\_CR2\_ADD1\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_ADD2\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_ADD3\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_CLKEN\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR2\_CPHA\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR2\_CPOL\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR2\_LBCL\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_LBDIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_LBDL\_BIT}
    \subitem {UART\_private.h}, \hyperpage{564}
  \item {MUSART\_CR2\_LINEN\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR2\_STOP0\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR2\_STOP1\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR2\_STOP\_BIT}
    \subitem {UART\_private.h}, \hyperpage{565}
  \item {MUSART\_CR3\_CTSE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR3\_CTSIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR3\_DMAR\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR3\_DMAT\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR3\_EIE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_CR3\_HDSEL\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_CR3\_IREN\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_CR3\_IRLP\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_CR3\_NACK\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_CR3\_RTSE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{566}
  \item {MUSART\_CR3\_SCEN\_BIT}
    \subitem {UART\_private.h}, \hyperpage{567}
  \item {MUSART\_ptrReceiveStringSynchNonBlocking}
    \subitem {UART\_interface.h}, \hyperpage{549}
  \item {MUSART\_SR\_CTS\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_SR\_FE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{559}
  \item {MUSART\_SR\_IDLE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_SR\_LBD\_BIT}
    \subitem {UART\_private.h}, \hyperpage{561}
  \item {MUSART\_SR\_NE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_SR\_ORE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_SR\_PE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{559}
  \item {MUSART\_SR\_RXNE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_SR\_TC\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_SR\_TXE\_BIT}
    \subitem {UART\_private.h}, \hyperpage{560}
  \item {MUSART\_u8CompareString}
    \subitem {UART\_interface.h}, \hyperpage{551}
  \item {MUSART\_u8ReadDataRegister}
    \subitem {UART\_interface.h}, \hyperpage{551}
  \item {MUSART\_u8ReceiveByteSynchBlocking}
    \subitem {UART\_interface.h}, \hyperpage{549}
  \item {MUSART\_u8ReceiveByteSynchNonBlocking}
    \subitem {UART\_interface.h}, \hyperpage{548}
  \item {MUSART\_vClearFlags}
    \subitem {UART\_interface.h}, \hyperpage{552}
  \item {MUSART\_vDisable}
    \subitem {UART\_interface.h}, \hyperpage{547}
  \item {MUSART\_vEnable}
    \subitem {UART\_interface.h}, \hyperpage{546}
  \item {MUSART\_vInit}
    \subitem {UART\_interface.h}, \hyperpage{544}
  \item {MUSART\_vRecieveString}
    \subitem {UART\_interface.h}, \hyperpage{550}
  \item {MUSART\_vRxIntSetStatus}
    \subitem {UART\_interface.h}, \hyperpage{552}
  \item {MUSART\_vTransmitByte}
    \subitem {UART\_interface.h}, \hyperpage{547}
  \item {MUSART\_vTransmitString}
    \subitem {UART\_interface.h}, \hyperpage{548}
  \item {MY\_MS\_DELAY}
    \subitem {Utilities macros}, \hyperpage{21}

  \indexspace

  \item {NO\_GROUP\_PRIORITY}
    \subitem {Group priorities}, \hyperpage{66}
  \item {NO\_SUB\_PRIORITY}
    \subitem {Sub-\/Group priorities}, \hyperpage{71}
  \item {NoCLK0}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {NoCLK1}
    \subitem {MRCC\_private.h}, \hyperpage{425}
  \item {NoDivision}
    \subitem {MRCC\_private.h}, \hyperpage{422}
  \item {NoGROUP\_16Sub\_Priorities}
    \subitem {Interrupt priority grouping}, \hyperpage{63}
  \item {NOTBYBASED}
    \subitem {MRCC\_private.h}, \hyperpage{421}
  \item {NULL}
    \subitem {Standard values}, \hyperpage{26}
  \item {NVIC Addresses}, \hyperpage{92}
    \subitem {NVIC\_BASE\_ADDRESS}, \hyperpage{92}
    \subitem {SCB\_BASE\_ADDRESS}, \hyperpage{93}
  \item {NVIC Registers}, \hyperpage{93}
    \subitem {MNVIC}, \hyperpage{93}
    \subitem {MSCB}, \hyperpage{93}
  \item {NVIC Settable Priorities}, \hyperpage{94}
    \subitem {BUS\_FAULT}, \hyperpage{95}
    \subitem {MEMORY\_MANAGE}, \hyperpage{95}
    \subitem {PEND\_SV}, \hyperpage{94}
    \subitem {SV\_CALL}, \hyperpage{95}
    \subitem {SYSTICK}, \hyperpage{94}
    \subitem {USAGE\_FAULT}, \hyperpage{95}
  \item {NVIC Vector Table}, \hyperpage{75}
    \subitem {ADC}, \hyperpage{82}
    \subitem {DMA1\_STREAM0}, \hyperpage{81}
    \subitem {DMA1\_STREAM1}, \hyperpage{81}
    \subitem {DMA1\_STREAM2}, \hyperpage{81}
    \subitem {DMA1\_STREAM3}, \hyperpage{81}
    \subitem {DMA1\_STREAM4}, \hyperpage{82}
    \subitem {DMA1\_STREAM5}, \hyperpage{82}
    \subitem {DMA1\_STREAM6}, \hyperpage{82}
    \subitem {DMA1\_STREAM7}, \hyperpage{87}
    \subitem {DMA2\_STREAM0}, \hyperpage{88}
    \subitem {DMA2\_STREAM1}, \hyperpage{89}
    \subitem {DMA2\_STREAM2}, \hyperpage{89}
    \subitem {DMA2\_STREAM3}, \hyperpage{89}
    \subitem {DMA2\_STREAM4}, \hyperpage{89}
    \subitem {DMA2\_STREAM5}, \hyperpage{90}
    \subitem {DMA2\_STREAM6}, \hyperpage{90}
    \subitem {DMA2\_STREAM7}, \hyperpage{90}
    \subitem {EXTI0}, \hyperpage{79}
    \subitem {EXTI1}, \hyperpage{80}
    \subitem {EXTI15\_10}, \hyperpage{87}
    \subitem {EXTI16}, \hyperpage{78}
    \subitem {EXTI17}, \hyperpage{87}
    \subitem {EXTI18}, \hyperpage{87}
    \subitem {EXTI2}, \hyperpage{80}
    \subitem {EXTI21}, \hyperpage{78}
    \subitem {EXTI22}, \hyperpage{79}
    \subitem {EXTI3}, \hyperpage{80}
    \subitem {EXTI4}, \hyperpage{80}
    \subitem {EXTI9}, \hyperpage{83}
    \subitem {FLASH}, \hyperpage{79}
    \subitem {FPU}, \hyperpage{91}
    \subitem {I2C1\_ER}, \hyperpage{85}
    \subitem {I2C1\_EV}, \hyperpage{85}
    \subitem {I2C2\_ER}, \hyperpage{85}
    \subitem {I2C2\_EV}, \hyperpage{85}
    \subitem {I2C3\_ER}, \hyperpage{91}
    \subitem {I2C3\_EV}, \hyperpage{91}
    \subitem {OTG\_FS}, \hyperpage{90}
    \subitem {RCC}, \hyperpage{79}
    \subitem {SDIO}, \hyperpage{88}
    \subitem {SPI1}, \hyperpage{86}
    \subitem {SPI2}, \hyperpage{86}
    \subitem {SPI3}, \hyperpage{88}
    \subitem {SPI4}, \hyperpage{92}
    \subitem {TIM1\_BRK\_TIM9}, \hyperpage{83}
    \subitem {TIM1\_CC}, \hyperpage{84}
    \subitem {TIM1\_TRG\_COM\_TIM11}, \hyperpage{83}
    \subitem {TIM1\_UP\_TIM10}, \hyperpage{83}
    \subitem {TIM2}, \hyperpage{84}
    \subitem {TIM3}, \hyperpage{84}
    \subitem {TIM4}, \hyperpage{84}
    \subitem {TIM5}, \hyperpage{88}
    \subitem {USART1}, \hyperpage{86}
    \subitem {USART2}, \hyperpage{86}
    \subitem {USART6}, \hyperpage{91}
    \subitem {WWDG}, \hyperpage{78}
  \item {NVIC\_BASE\_ADDRESS}
    \subitem {NVIC Addresses}, \hyperpage{92}
  \item {NVIC\_GetPriority}
    \subitem {NVIC\_interface.h}, \hyperpage{358}
    \subitem {NVIC\_program.c}, \hyperpage{368}
  \item {NVIC\_interface.h}
    \subitem {MNVIC\_u8GetActive}, \hyperpage{356}
    \subitem {MNVIC\_vClearPendingFlag}, \hyperpage{355}
    \subitem {MNVIC\_vDisablePeriphral}, \hyperpage{354}
    \subitem {MNVIC\_vEnablePeriphral}, \hyperpage{354}
    \subitem {MNVIC\_vSetPendingFlag}, \hyperpage{355}
    \subitem {MNVIC\_vSetPriority}, \hyperpage{357}
    \subitem {MNVIC\_vSetPriorityConfig}, \hyperpage{356}
    \subitem {NVIC\_GetPriority}, \hyperpage{358}
  \item {NVIC\_MemoryMapType}, \hyperpage{146}
    \subitem {IABRx}, \hyperpage{149}
    \subitem {ICERx}, \hyperpage{147}
    \subitem {ICPRx}, \hyperpage{148}
    \subitem {IPRx}, \hyperpage{150}
    \subitem {ISERx}, \hyperpage{146}
    \subitem {ISPRx}, \hyperpage{148}
    \subitem {RESERVED0x}, \hyperpage{147}
    \subitem {RESERVED2x}, \hyperpage{148}
    \subitem {RESERVED3x}, \hyperpage{149}
    \subitem {RESERVED4x}, \hyperpage{149}
    \subitem {RSERVED1x}, \hyperpage{147}
  \item {NVIC\_private.h}
    \subitem {MNVIC\_STIR}, \hyperpage{361}
    \subitem {VECTKEY\_PASSWORD}, \hyperpage{361}
  \item {NVIC\_program.c}
    \subitem {MNVIC\_u8GetActive}, \hyperpage{366}
    \subitem {MNVIC\_vClearPendingFlag}, \hyperpage{365}
    \subitem {MNVIC\_vDisablePeriphral}, \hyperpage{364}
    \subitem {MNVIC\_vEnablePeriphral}, \hyperpage{364}
    \subitem {MNVIC\_vSetPendingFlag}, \hyperpage{365}
    \subitem {MNVIC\_vSetPriority}, \hyperpage{367}
    \subitem {MNVIC\_vSetPriorityConfig}, \hyperpage{366}
    \subitem {NVIC\_GetPriority}, \hyperpage{368}
    \subitem {REGISTER\_SIZE}, \hyperpage{364}

  \indexspace

  \item {ODD\_PARITY}
    \subitem {UART Parity}, \hyperpage{122}
  \item {ODRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{139}
  \item {OSPEEDRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{138}
  \item {OTG\_FS}
    \subitem {NVIC Vector Table}, \hyperpage{90}
  \item {OTGFS}
    \subitem {MRCC\_config.h}, \hyperpage{377}
  \item {OTYPERx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{138}
  \item {OutputSpeed}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{143}
  \item {OutputType}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{143}
  \item {OVER\_SAMPLING\_16}
    \subitem {UART Oversampling}, \hyperpage{120}
  \item {OVER\_SAMPLING\_8}
    \subitem {UART Oversampling}, \hyperpage{120}
  \item {Oversampling}
    \subitem {USART\_InitType}, \hyperpage{178}

  \indexspace

  \item {P2CONST}
    \subitem {Compiler standard macros}, \hyperpage{20}
  \item {P2FUNC}
    \subitem {Compiler standard macros}, \hyperpage{20}
  \item {P2VAR}
    \subitem {Compiler standard macros}, \hyperpage{19}
  \item {Parity\_Enable}
    \subitem {USART\_InitType}, \hyperpage{177}
  \item {Parity\_Selection}
    \subitem {USART\_InitType}, \hyperpage{177}
  \item {PEND\_SV}
    \subitem {NVIC Settable Priorities}, \hyperpage{94}
  \item {PERIODIC\_INTERVAL\_MODE}
    \subitem {Systick Configuration}, \hyperpage{112}
  \item {PERIODIC\_INTERVAL\_TICK\_TIME}
    \subitem {SysTick\_interface.h}, \hyperpage{475}
  \item {periodicity}
    \subitem {Task}, \hyperpage{169}
  \item {Pin}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{143}
  \item {PLL}
    \subitem {MRCC\_config.h}, \hyperpage{372}
  \item {PLLCFGR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{152}
  \item {PLLCLK}
    \subitem {MRCC\_private.h}, \hyperpage{422, 423}
  \item {PLLI2S}
    \subitem {MRCC\_config.h}, \hyperpage{372}
  \item {PLLI2SCFGR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{159}
  \item {PLLI2SCLK}
    \subitem {MRCC\_private.h}, \hyperpage{421}
  \item {PLLM}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {PLLN}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {PLLP}
    \subitem {MRCC\_config.h}, \hyperpage{374}
  \item {PLLQ}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {PLLSRC}
    \subitem {MRCC\_config.h}, \hyperpage{373}
  \item {PMC}
    \subitem {MSYSCFG\_MemMap\_t}, \hyperpage{145}
  \item {Port}
    \subitem {MGPIOx\_ConfigType}, \hyperpage{142}
  \item {PORTA\_BIT\_MANIPULATION}
    \subitem {GPIO\_config.h}, \hyperpage{314}
  \item {PORTB\_BIT\_MANIPULATION}
    \subitem {GPIO\_config.h}, \hyperpage{314}
  \item {PortNum}
    \subitem {EXTI\_ConfigType}, \hyperpage{134}
  \item {PPRE1}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {PPRE2}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {PR}
    \subitem {EXTI\_Type}, \hyperpage{137}
  \item {PRESSED}
    \subitem {Standard values}, \hyperpage{27}
  \item {PSC}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{172}
  \item {PUPDRx}
    \subitem {GPIOx\_MemoryMapType}, \hyperpage{138}
  \item {PWREN}
    \subitem {MRCC\_config.h}, \hyperpage{378}

  \indexspace

  \item {RCC}
    \subitem {MRCC\_private.h}, \hyperpage{404}
    \subitem {NVIC Vector Table}, \hyperpage{79}
  \item {RCC\_AHB1}
    \subitem {ID options}, \hyperpage{96}
  \item {RCC\_AHB1ENR\_CRCEN}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_AHB1ENR\_DMA1EN}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_AHB1ENR\_DMA2EN}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_AHB1ENR\_GPIOAEN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_AHB1ENR\_GPIOBEN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_AHB1ENR\_GPIOCEN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_AHB1ENR\_GPIODEN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_AHB1ENR\_GPIOEEN}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_AHB1ENR\_GPIOHEN}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_AHB1LPENR}
    \subitem {ID options}, \hyperpage{97}
  \item {RCC\_AHB1LPENR\_FLITFLPEN}
    \subitem {MRCC\_private.h}, \hyperpage{420}
  \item {RCC\_AHB2}
    \subitem {ID options}, \hyperpage{96}
  \item {RCC\_AHB2ENR\_OTGFSEN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_APB1}
    \subitem {ID options}, \hyperpage{97}
  \item {RCC\_APB1ENR\_I2C1EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_I2C2EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_I2C3EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_PWREN}
    \subitem {MRCC\_private.h}, \hyperpage{416}
  \item {RCC\_APB1ENR\_SPI2EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_SPI3EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_TIM2EN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB1ENR\_TIM3EN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB1ENR\_TIM4EN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB1ENR\_TIM5EN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB1ENR\_USART2EN}
    \subitem {MRCC\_private.h}, \hyperpage{417}
  \item {RCC\_APB1ENR\_WWDGEN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB2}
    \subitem {ID options}, \hyperpage{97}
  \item {RCC\_APB2ENR\_ADC1EN}
    \subitem {MRCC\_private.h}, \hyperpage{420}
  \item {RCC\_APB2ENR\_SDIOEN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_SPI1EN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_SPI4EN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_SYSCFGEN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_TIM10EN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_TIM11EN}
    \subitem {MRCC\_private.h}, \hyperpage{418}
  \item {RCC\_APB2ENR\_TIM1EN}
    \subitem {MRCC\_private.h}, \hyperpage{420}
  \item {RCC\_APB2ENR\_TIM9EN}
    \subitem {MRCC\_private.h}, \hyperpage{419}
  \item {RCC\_APB2ENR\_USART1EN}
    \subitem {MRCC\_private.h}, \hyperpage{420}
  \item {RCC\_APB2ENR\_USART6EN}
    \subitem {MRCC\_private.h}, \hyperpage{420}
  \item {RCC\_BASE\_ADDRESS}
    \subitem {MRCC\_private.h}, \hyperpage{404}
  \item {RCC\_CFGR\_HPRE\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_HPRE\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CFGR\_HPRE\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CFGR\_HPRE\_b3}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CFGR\_I2SSRC}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC1\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC1\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC1PRE\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC1PRE\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC1PRE\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{411}
  \item {RCC\_CFGR\_MOC2\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_CFGR\_MOC2\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_CFGR\_MOC2PRE\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_CFGR\_MOC2PRE\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_CFGR\_MOC2PRE\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_CFGR\_PPRE1\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_PPRE1\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_PPRE1\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_PPRE2\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_PPRE2\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_PPRE2\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{413}
  \item {RCC\_CFGR\_RTCPRE\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_RTCPRE\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_RTCPRE\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_RTCPRE\_b3}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_RTCPRE\_b4}
    \subitem {MRCC\_private.h}, \hyperpage{412}
  \item {RCC\_CFGR\_SW\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CFGR\_SW\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{415}
  \item {RCC\_CFGR\_SWS\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CFGR\_SWS\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{414}
  \item {RCC\_CR\_CSSON}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_CR\_HSEBYP}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_CR\_HSEON}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_CR\_HSERDY}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_CR\_HSION}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_CR\_HSIRDY}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_CR\_PLLI2SON}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_CR\_PLLI2SRDY}
    \subitem {MRCC\_private.h}, \hyperpage{404}
  \item {RCC\_CR\_PLLON}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_CR\_PLLRDY}
    \subitem {MRCC\_private.h}, \hyperpage{405}
  \item {RCC\_MemoryMapType}, \hyperpage{150}
    \subitem {AHB1ENR}, \hyperpage{154}
    \subitem {AHB1LPENR}, \hyperpage{156}
    \subitem {AHB1RSTR}, \hyperpage{153}
    \subitem {AHB2ENR}, \hyperpage{155}
    \subitem {AHB2LPENR}, \hyperpage{156}
    \subitem {AHB2RSTR}, \hyperpage{153}
    \subitem {APB1ENR}, \hyperpage{155}
    \subitem {APB1LPENR}, \hyperpage{157}
    \subitem {APB1RSTR}, \hyperpage{154}
    \subitem {APB2ENR}, \hyperpage{155}
    \subitem {APB2LPENR}, \hyperpage{157}
    \subitem {APB2RSTR}, \hyperpage{154}
    \subitem {BDCR}, \hyperpage{158}
    \subitem {CFGR}, \hyperpage{152}
    \subitem {CIR}, \hyperpage{153}
    \subitem {CR}, \hyperpage{152}
    \subitem {CSR}, \hyperpage{158}
    \subitem {DCKCFGR}, \hyperpage{159}
    \subitem {PLLCFGR}, \hyperpage{152}
    \subitem {PLLI2SCFGR}, \hyperpage{159}
    \subitem {Reserved1}, \hyperpage{153}
    \subitem {Reserved10}, \hyperpage{157}
    \subitem {Reserved11}, \hyperpage{157}
    \subitem {Reserved12}, \hyperpage{157}
    \subitem {Reserved13}, \hyperpage{158}
    \subitem {Reserved14}, \hyperpage{158}
    \subitem {Reserved2}, \hyperpage{153}
    \subitem {Reserved3}, \hyperpage{154}
    \subitem {Reserved4}, \hyperpage{154}
    \subitem {Reserved5}, \hyperpage{155}
    \subitem {Reserved6}, \hyperpage{155}
    \subitem {Reserved7}, \hyperpage{156}
    \subitem {Reserved8}, \hyperpage{156}
    \subitem {Reserved9}, \hyperpage{156}
    \subitem {SSCGR}, \hyperpage{158}
  \item {RCC\_PLLCFGR\_PLLM\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLM\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLM\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLM\_b3}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLM\_b4}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLM\_b5}
    \subitem {MRCC\_private.h}, \hyperpage{410}
  \item {RCC\_PLLCFGR\_PLLN\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCC\_PLLCFGR\_PLLN\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCC\_PLLCFGR\_PLLN\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b3}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b4}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b5}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b6}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b7}
    \subitem {MRCC\_private.h}, \hyperpage{408}
  \item {RCC\_PLLCFGR\_PLLN\_b8}
    \subitem {MRCC\_private.h}, \hyperpage{409}
  \item {RCC\_PLLCFGR\_PLLP\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCC\_PLLCFGR\_PLLP\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCC\_PLLCFGR\_PLLQ\_b0}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_PLLCFGR\_PLLQ\_b1}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_PLLCFGR\_PLLQ\_b2}
    \subitem {MRCC\_private.h}, \hyperpage{406}
  \item {RCC\_PLLCFGR\_PLLQ\_b3}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCC\_PLLCFGR\_PLLSRC}
    \subitem {MRCC\_private.h}, \hyperpage{407}
  \item {RCR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{173}
  \item {REGISTER\_SIZE}
    \subitem {NVIC\_program.c}, \hyperpage{364}
  \item {RELEASED}
    \subitem {Standard values}, \hyperpage{28}
  \item {RESERVED}
    \subitem {SCB\_MemoryMapType}, \hyperpage{164}
  \item {RESERVED0x}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{147}
  \item {Reserved1}
    \subitem {RCC\_MemoryMapType}, \hyperpage{153}
  \item {Reserved10}
    \subitem {RCC\_MemoryMapType}, \hyperpage{157}
  \item {Reserved11}
    \subitem {RCC\_MemoryMapType}, \hyperpage{157}
  \item {Reserved12}
    \subitem {RCC\_MemoryMapType}, \hyperpage{157}
  \item {Reserved13}
    \subitem {RCC\_MemoryMapType}, \hyperpage{158}
  \item {Reserved14}
    \subitem {RCC\_MemoryMapType}, \hyperpage{158}
  \item {Reserved2}
    \subitem {RCC\_MemoryMapType}, \hyperpage{153}
  \item {RESERVED2x}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{148}
  \item {Reserved3}
    \subitem {RCC\_MemoryMapType}, \hyperpage{154}
  \item {RESERVED3x}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{149}
  \item {Reserved4}
    \subitem {RCC\_MemoryMapType}, \hyperpage{154}
  \item {RESERVED4x}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{149}
  \item {Reserved5}
    \subitem {RCC\_MemoryMapType}, \hyperpage{155}
  \item {Reserved6}
    \subitem {RCC\_MemoryMapType}, \hyperpage{155}
  \item {Reserved7}
    \subitem {RCC\_MemoryMapType}, \hyperpage{156}
  \item {Reserved8}
    \subitem {RCC\_MemoryMapType}, \hyperpage{156}
  \item {Reserved9}
    \subitem {RCC\_MemoryMapType}, \hyperpage{156}
  \item {RSERVED1x}
    \subitem {NVIC\_MemoryMapType}, \hyperpage{147}
  \item {RTCPRE}
    \subitem {MRCC\_config.h}, \hyperpage{375}
  \item {RTSR}
    \subitem {EXTI\_Type}, \hyperpage{136}
  \item {RUN}
    \subitem {Standard values}, \hyperpage{27}
  \item {RX\_ONLY}
    \subitem {UART Operating Modes}, \hyperpage{121}
  \item {RXCRCR}
    \subitem {SPI\_MemoryMapType}, \hyperpage{167}

  \indexspace

  \item {s16\_t}
    \subitem {Standard types}, \hyperpage{24}
  \item {s32\_t}
    \subitem {Standard types}, \hyperpage{24}
  \item {s64\_t}
    \subitem {Standard types}, \hyperpage{24}
  \item {s8\_t}
    \subitem {Standard types}, \hyperpage{24}
  \item {SAME\_STRING}
    \subitem {Standard values}, \hyperpage{28}
  \item {SCB\_BASE\_ADDRESS}
    \subitem {NVIC Addresses}, \hyperpage{93}
  \item {SCB\_MemoryMapType}, \hyperpage{159}
    \subitem {AIRCR}, \hyperpage{161}
    \subitem {BFAR}, \hyperpage{165}
    \subitem {CCR}, \hyperpage{162}
    \subitem {CFSR}, \hyperpage{163}
    \subitem {CPUID}, \hyperpage{160}
    \subitem {HFSR}, \hyperpage{164}
    \subitem {ICSR}, \hyperpage{161}
    \subitem {MMFAR}, \hyperpage{164}
    \subitem {RESERVED}, \hyperpage{164}
    \subitem {SCR}, \hyperpage{161}
    \subitem {SHCSR}, \hyperpage{163}
    \subitem {SHPR1}, \hyperpage{162}
    \subitem {SHPR2}, \hyperpage{162}
    \subitem {SHPR3}, \hyperpage{163}
    \subitem {VTOR}, \hyperpage{161}
  \item {SCR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{161}
  \item {SDIO}
    \subitem {NVIC Vector Table}, \hyperpage{88}
  \item {SDIOEN}
    \subitem {MRCC\_config.h}, \hyperpage{381}
  \item {SEC}
    \subitem {Delay Units}, \hyperpage{113}
  \item {SET\_BIT}
    \subitem {Bit Manipulation Math Macros}, \hyperpage{16}
  \item {SET\_BITs}
    \subitem {Bit Group Manipulation Math Macros}, \hyperpage{17}
  \item {SHCSR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{163}
  \item {SHPR1}
    \subitem {SCB\_MemoryMapType}, \hyperpage{162}
  \item {SHPR2}
    \subitem {SCB\_MemoryMapType}, \hyperpage{162}
  \item {SHPR3}
    \subitem {SCB\_MemoryMapType}, \hyperpage{163}
  \item {SINGLE\_INTERVAL\_MODE}
    \subitem {Systick Configuration}, \hyperpage{112}
  \item {SINGLE\_INTERVAL\_TICK\_TIME}
    \subitem {SysTick\_interface.h}, \hyperpage{475}
  \item {SMCR}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {SMPR1}
    \subitem {ADC\_MemoryMapType}, \hyperpage{127}
  \item {SMPR2}
    \subitem {ADC\_MemoryMapType}, \hyperpage{127}
  \item {SPEED\_0\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{12}
  \item {SPEED\_100\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{15}
  \item {SPEED\_10\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{12}
  \item {SPEED\_20\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{13}
  \item {SPEED\_30\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{13}
  \item {SPEED\_40\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{13}
  \item {SPEED\_50\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{13}
  \item {SPEED\_60\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{14}
  \item {SPEED\_70\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{14}
  \item {SPEED\_80\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{14}
  \item {SPEED\_90\_PERCENT}
    \subitem {DC Motor Speeds}, \hyperpage{14}
  \item {SPI Addresses}, \hyperpage{108}
    \subitem {SPI1\_BASE\_ADDRESS}, \hyperpage{108}
    \subitem {SPI2\_BASE\_ADDRESS}, \hyperpage{108}
    \subitem {SPI3\_BASE\_ADDRESS}, \hyperpage{108}
    \subitem {SPI4\_BASE\_ADDRESS}, \hyperpage{108}
  \item {SPI Interfacing Macros}, \hyperpage{110}
    \subitem {SPIx\_FULL\_DUPLEX}, \hyperpage{111}
    \subitem {SPIx\_HALF\_DUPLEX}, \hyperpage{111}
    \subitem {SPIx\_MSTR}, \hyperpage{110}
    \subitem {SPIx\_SIMPLEX}, \hyperpage{110}
    \subitem {SPIx\_SLAVE}, \hyperpage{110}
  \item {SPI Peripherals}, \hyperpage{107}
  \item {SPI Registers}, \hyperpage{109}
    \subitem {SPI1}, \hyperpage{109}
    \subitem {SPI2}, \hyperpage{109}
    \subitem {SPI3}, \hyperpage{109}
  \item {SPI1}
    \subitem {NVIC Vector Table}, \hyperpage{86}
    \subitem {SPI Registers}, \hyperpage{109}
  \item {SPI1\_BASE\_ADDRESS}
    \subitem {SPI Addresses}, \hyperpage{108}
  \item {SPI1EN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {SPI2}
    \subitem {NVIC Vector Table}, \hyperpage{86}
    \subitem {SPI Registers}, \hyperpage{109}
  \item {SPI2\_BASE\_ADDRESS}
    \subitem {SPI Addresses}, \hyperpage{108}
  \item {SPI2EN}
    \subitem {MRCC\_config.h}, \hyperpage{379}
  \item {SPI3}
    \subitem {NVIC Vector Table}, \hyperpage{88}
    \subitem {SPI Registers}, \hyperpage{109}
  \item {SPI3\_BASE\_ADDRESS}
    \subitem {SPI Addresses}, \hyperpage{108}
  \item {SPI3EN}
    \subitem {MRCC\_config.h}, \hyperpage{378}
  \item {SPI4}
    \subitem {NVIC Vector Table}, \hyperpage{92}
  \item {SPI4\_BASE\_ADDRESS}
    \subitem {SPI Addresses}, \hyperpage{108}
  \item {SPI4EN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {SPI\_MemoryMapType}, \hyperpage{165}
    \subitem {CR1}, \hyperpage{166}
    \subitem {CR2}, \hyperpage{166}
    \subitem {CRCPR}, \hyperpage{166}
    \subitem {DR}, \hyperpage{166}
    \subitem {I2SCFGR}, \hyperpage{167}
    \subitem {I2SPR}, \hyperpage{167}
    \subitem {RXCRCR}, \hyperpage{167}
    \subitem {SR}, \hyperpage{166}
    \subitem {TXCRCR}, \hyperpage{167}
  \item {SPIx\_FULL\_DUPLEX}
    \subitem {SPI Interfacing Macros}, \hyperpage{111}
  \item {SPIx\_HALF\_DUPLEX}
    \subitem {SPI Interfacing Macros}, \hyperpage{111}
  \item {SPIx\_MSTR}
    \subitem {SPI Interfacing Macros}, \hyperpage{110}
  \item {SPIx\_SIMPLEX}
    \subitem {SPI Interfacing Macros}, \hyperpage{110}
  \item {SPIx\_SLAVE}
    \subitem {SPI Interfacing Macros}, \hyperpage{110}
  \item {SQR1}
    \subitem {ADC\_MemoryMapType}, \hyperpage{128}
  \item {SQR2}
    \subitem {ADC\_MemoryMapType}, \hyperpage{128}
  \item {SQR3}
    \subitem {ADC\_MemoryMapType}, \hyperpage{129}
  \item {SR}
    \subitem {ADC\_MemoryMapType}, \hyperpage{126}
    \subitem {SPI\_MemoryMapType}, \hyperpage{166}
    \subitem {TIM1\_MemoryMapType}, \hyperpage{171}
  \item {SR\_REG}
    \subitem {USART\_MemoryMapType}, \hyperpage{179}
  \item {SSCGR}
    \subitem {RCC\_MemoryMapType}, \hyperpage{158}
  \item {Standard types}, \hyperpage{22}
    \subitem {bool\_t}, \hyperpage{22}
    \subitem {c8\_t}, \hyperpage{23}
    \subitem {f32\_t}, \hyperpage{25}
    \subitem {f64\_t}, \hyperpage{25}
    \subitem {s16\_t}, \hyperpage{24}
    \subitem {s32\_t}, \hyperpage{24}
    \subitem {s64\_t}, \hyperpage{24}
    \subitem {s8\_t}, \hyperpage{24}
    \subitem {u16\_t}, \hyperpage{23}
    \subitem {u32\_t}, \hyperpage{23}
    \subitem {u64\_t}, \hyperpage{23}
    \subitem {u8\_t}, \hyperpage{22}
  \item {Standard values}, \hyperpage{25}
    \subitem {DIFFERENT\_STRING}, \hyperpage{28}
    \subitem {FALSE}, \hyperpage{26}
    \subitem {FLAG\_CLEARED}, \hyperpage{27}
    \subitem {FLAG\_SET}, \hyperpage{26}
    \subitem {INITIAL\_ZERO}, \hyperpage{26}
    \subitem {NULL}, \hyperpage{26}
    \subitem {PRESSED}, \hyperpage{27}
    \subitem {RELEASED}, \hyperpage{28}
    \subitem {RUN}, \hyperpage{27}
    \subitem {SAME\_STRING}, \hyperpage{28}
    \subitem {STOP}, \hyperpage{27}
    \subitem {TRUE}, \hyperpage{26}
  \item {STATIC}
    \subitem {Compiler standard macros}, \hyperpage{21}
  \item {STOP}
    \subitem {Standard values}, \hyperpage{27}
  \item {STOP\_BIT\_0\_5}
    \subitem {UART Stop Bits}, \hyperpage{123}
  \item {STOP\_BIT\_1}
    \subitem {UART Stop Bits}, \hyperpage{123}
  \item {STOP\_BIT\_1\_5}
    \subitem {UART Stop Bits}, \hyperpage{124}
  \item {STOP\_BIT\_2}
    \subitem {UART Stop Bits}, \hyperpage{124}
  \item {StopBits}
    \subitem {USART\_InitType}, \hyperpage{177}
  \item {Sub-\/Group priorities}, \hyperpage{70}
    \subitem {NO\_SUB\_PRIORITY}, \hyperpage{71}
    \subitem {SUB\_PRIORITY\_0}, \hyperpage{71}
    \subitem {SUB\_PRIORITY\_1}, \hyperpage{71}
    \subitem {SUB\_PRIORITY\_10}, \hyperpage{74}
    \subitem {SUB\_PRIORITY\_11}, \hyperpage{74}
    \subitem {SUB\_PRIORITY\_12}, \hyperpage{74}
    \subitem {SUB\_PRIORITY\_13}, \hyperpage{74}
    \subitem {SUB\_PRIORITY\_14}, \hyperpage{75}
    \subitem {SUB\_PRIORITY\_15}, \hyperpage{75}
    \subitem {SUB\_PRIORITY\_2}, \hyperpage{72}
    \subitem {SUB\_PRIORITY\_3}, \hyperpage{72}
    \subitem {SUB\_PRIORITY\_4}, \hyperpage{72}
    \subitem {SUB\_PRIORITY\_5}, \hyperpage{72}
    \subitem {SUB\_PRIORITY\_6}, \hyperpage{73}
    \subitem {SUB\_PRIORITY\_7}, \hyperpage{73}
    \subitem {SUB\_PRIORITY\_8}, \hyperpage{73}
    \subitem {SUB\_PRIORITY\_9}, \hyperpage{73}
  \item {SUB\_PRIORITY\_0}
    \subitem {Sub-\/Group priorities}, \hyperpage{71}
  \item {SUB\_PRIORITY\_1}
    \subitem {Sub-\/Group priorities}, \hyperpage{71}
  \item {SUB\_PRIORITY\_10}
    \subitem {Sub-\/Group priorities}, \hyperpage{74}
  \item {SUB\_PRIORITY\_11}
    \subitem {Sub-\/Group priorities}, \hyperpage{74}
  \item {SUB\_PRIORITY\_12}
    \subitem {Sub-\/Group priorities}, \hyperpage{74}
  \item {SUB\_PRIORITY\_13}
    \subitem {Sub-\/Group priorities}, \hyperpage{74}
  \item {SUB\_PRIORITY\_14}
    \subitem {Sub-\/Group priorities}, \hyperpage{75}
  \item {SUB\_PRIORITY\_15}
    \subitem {Sub-\/Group priorities}, \hyperpage{75}
  \item {SUB\_PRIORITY\_2}
    \subitem {Sub-\/Group priorities}, \hyperpage{72}
  \item {SUB\_PRIORITY\_3}
    \subitem {Sub-\/Group priorities}, \hyperpage{72}
  \item {SUB\_PRIORITY\_4}
    \subitem {Sub-\/Group priorities}, \hyperpage{72}
  \item {SUB\_PRIORITY\_5}
    \subitem {Sub-\/Group priorities}, \hyperpage{72}
  \item {SUB\_PRIORITY\_6}
    \subitem {Sub-\/Group priorities}, \hyperpage{73}
  \item {SUB\_PRIORITY\_7}
    \subitem {Sub-\/Group priorities}, \hyperpage{73}
  \item {SUB\_PRIORITY\_8}
    \subitem {Sub-\/Group priorities}, \hyperpage{73}
  \item {SUB\_PRIORITY\_9}
    \subitem {Sub-\/Group priorities}, \hyperpage{73}
  \item {SV\_CALL}
    \subitem {NVIC Settable Priorities}, \hyperpage{95}
  \item {SW}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {SWIER}
    \subitem {EXTI\_Type}, \hyperpage{136}
  \item {SWS}
    \subitem {MRCC\_config.h}, \hyperpage{376}
  \item {SYSCFG Memory Addresses}, \hyperpage{43}
    \subitem {SYSCFG\_BASE\_ADDR}, \hyperpage{43}
  \item {SYSCFG Memory Registers}, \hyperpage{43}
    \subitem {MSYSCFG}, \hyperpage{43}
  \item {SYSCFG\_BASE\_ADDR}
    \subitem {SYSCFG Memory Addresses}, \hyperpage{43}
  \item {SYSCFGEN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {SYSCLK}
    \subitem {MRCC\_private.h}, \hyperpage{421}
  \item {SYSCLKby128}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSCLKby16}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSCLKby2}
    \subitem {MRCC\_private.h}, \hyperpage{423}
  \item {SYSCLKby256}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSCLKby4}
    \subitem {MRCC\_private.h}, \hyperpage{423}
  \item {SYSCLKby512}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSCLKby64}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSCLKby8}
    \subitem {MRCC\_private.h}, \hyperpage{424}
  \item {SYSTICK}
    \subitem {NVIC Settable Priorities}, \hyperpage{94}
  \item {SysTick}
    \subitem {Systick Registers}, \hyperpage{114}
  \item {Systick Addresses}, \hyperpage{114}
    \subitem {SysTick\_BASE\_ADDRESS}, \hyperpage{114}
  \item {Systick Clock Sources}, \hyperpage{116}
    \subitem {AHB}, \hyperpage{117}
    \subitem {AHB\_DividedBy8}, \hyperpage{116}
  \item {Systick Configuration}, \hyperpage{111}
    \subitem {CLK\_SOURCE}, \hyperpage{111}
    \subitem {Exception\_Request}, \hyperpage{112}
    \subitem {MAX\_TICKS}, \hyperpage{112}
    \subitem {PERIODIC\_INTERVAL\_MODE}, \hyperpage{112}
    \subitem {SINGLE\_INTERVAL\_MODE}, \hyperpage{112}
  \item {Systick Exception (Interrupt) Status}, \hyperpage{117}
    \subitem {AssertRequest}, \hyperpage{117}
    \subitem {Dont\_AssertRequest}, \hyperpage{117}
  \item {Systick Register Bits Positions}, \hyperpage{115}
    \subitem {CLKSOURCE}, \hyperpage{115}
    \subitem {COUNTER\_ENABLE}, \hyperpage{116}
    \subitem {COUNTFLAG}, \hyperpage{115}
    \subitem {TICKINT}, \hyperpage{115}
  \item {Systick Registers}, \hyperpage{114}
    \subitem {SysTick}, \hyperpage{114}
  \item {SysTick\_BASE\_ADDRESS}
    \subitem {Systick Addresses}, \hyperpage{114}
  \item {SysTick\_Handler}
    \subitem {SysTick\_program.c}, \hyperpage{495}
  \item {SysTick\_interface.h}
    \subitem {BUSY\_TICK\_TIME}, \hyperpage{475}
    \subitem {MSysTick\_u32GetElapsedTime}, \hyperpage{482}
    \subitem {MSysTick\_u32GetRemainingTime}, \hyperpage{482}
    \subitem {MSysTick\_vDelay}, \hyperpage{477}
    \subitem {MSysTick\_vDelayMicroSec}, \hyperpage{478}
    \subitem {MSysTick\_vDelayMilliSec}, \hyperpage{478}
    \subitem {MSysTick\_vDelaySec}, \hyperpage{479}
    \subitem {MSysTick\_vDisable}, \hyperpage{483}
    \subitem {MSysTick\_vDisableException}, \hyperpage{483}
    \subitem {MSysTick\_vEnable}, \hyperpage{482}
    \subitem {MSysTick\_vEnableException}, \hyperpage{483}
    \subitem {MSysTick\_vInit}, \hyperpage{476}
    \subitem {MSysTick\_vSetBusyWait}, \hyperpage{476}
    \subitem {MSysTick\_vSetPeriodicInterval}, \hyperpage{480}
    \subitem {MSysTick\_vSetSingleInterval}, \hyperpage{480}
    \subitem {MSysTick\_vStopInterval}, \hyperpage{481}
    \subitem {PERIODIC\_INTERVAL\_TICK\_TIME}, \hyperpage{475}
    \subitem {SINGLE\_INTERVAL\_TICK\_TIME}, \hyperpage{475}
  \item {SysTick\_program.c}
    \subitem {MSysTick\_u32GetElapsedTime}, \hyperpage{493}
    \subitem {MSysTick\_u32GetRemainingTime}, \hyperpage{494}
    \subitem {MSysTick\_vDelay}, \hyperpage{489}
    \subitem {MSysTick\_vDelayMicroSec}, \hyperpage{489}
    \subitem {MSysTick\_vDelayMilliSec}, \hyperpage{490}
    \subitem {MSysTick\_vDelaySec}, \hyperpage{491}
    \subitem {MSysTick\_vDisable}, \hyperpage{494}
    \subitem {MSysTick\_vDisableException}, \hyperpage{495}
    \subitem {MSysTick\_vEnable}, \hyperpage{494}
    \subitem {MSysTick\_vEnableException}, \hyperpage{495}
    \subitem {MSysTick\_vInit}, \hyperpage{487}
    \subitem {MSysTick\_vSetBusyWait}, \hyperpage{488}
    \subitem {MSysTick\_vSetPeriodicInterval}, \hyperpage{492}
    \subitem {MSysTick\_vSetSingleInterval}, \hyperpage{492}
    \subitem {MSysTick\_vStopInterval}, \hyperpage{493}
    \subitem {SysTick\_Handler}, \hyperpage{495}
  \item {SysTick\_Type}, \hyperpage{168}
    \subitem {CALIB}, \hyperpage{169}
    \subitem {CTRL}, \hyperpage{168}
    \subitem {LOAD}, \hyperpage{168}
    \subitem {VAL}, \hyperpage{168}

  \indexspace

  \item {Task}, \hyperpage{169}
    \subitem {periodicity}, \hyperpage{169}
    \subitem {Task\_RunningState}, \hyperpage{170}
    \subitem {TaskHandler}, \hyperpage{169}
  \item {Task\_RunningState}
    \subitem {Task}, \hyperpage{170}
  \item {TaskHandler}
    \subitem {Task}, \hyperpage{169}
  \item {TICKINT}
    \subitem {Systick Register Bits Positions}, \hyperpage{115}
  \item {TIM10EN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {TIM11EN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {TIM1\_BRK\_TIM9}
    \subitem {NVIC Vector Table}, \hyperpage{83}
  \item {TIM1\_CC}
    \subitem {NVIC Vector Table}, \hyperpage{84}
  \item {TIM1\_MemoryMapType}, \hyperpage{170}
    \subitem {ARR}, \hyperpage{172}
    \subitem {BDTR}, \hyperpage{173}
    \subitem {CCER}, \hyperpage{172}
    \subitem {CCMR1}, \hyperpage{172}
    \subitem {CCMR2}, \hyperpage{172}
    \subitem {CCR1}, \hyperpage{173}
    \subitem {CCR2}, \hyperpage{173}
    \subitem {CCR3}, \hyperpage{173}
    \subitem {CCR4}, \hyperpage{173}
    \subitem {CNT}, \hyperpage{172}
    \subitem {CR1}, \hyperpage{171}
    \subitem {CR2}, \hyperpage{171}
    \subitem {DCR}, \hyperpage{174}
    \subitem {DIER}, \hyperpage{171}
    \subitem {DMAR}, \hyperpage{174}
    \subitem {EGR}, \hyperpage{171}
    \subitem {PSC}, \hyperpage{172}
    \subitem {RCR}, \hyperpage{173}
    \subitem {SMCR}, \hyperpage{171}
    \subitem {SR}, \hyperpage{171}
  \item {TIM1\_TRG\_COM\_TIM11}
    \subitem {NVIC Vector Table}, \hyperpage{83}
  \item {TIM1\_UP\_TIM10}
    \subitem {NVIC Vector Table}, \hyperpage{83}
  \item {TIM1EN}
    \subitem {MRCC\_config.h}, \hyperpage{381}
  \item {TIM2}
    \subitem {NVIC Vector Table}, \hyperpage{84}
  \item {TIM2EN}
    \subitem {MRCC\_config.h}, \hyperpage{379}
  \item {TIM3}
    \subitem {NVIC Vector Table}, \hyperpage{84}
  \item {TIM3EN}
    \subitem {MRCC\_config.h}, \hyperpage{379}
  \item {TIM4}
    \subitem {NVIC Vector Table}, \hyperpage{84}
  \item {TIM4EN}
    \subitem {MRCC\_config.h}, \hyperpage{379}
  \item {TIM5}
    \subitem {NVIC Vector Table}, \hyperpage{88}
  \item {TIM5EN}
    \subitem {MRCC\_config.h}, \hyperpage{379}
  \item {TIM9EN}
    \subitem {MRCC\_config.h}, \hyperpage{380}
  \item {TOGGLE\_BIT}
    \subitem {Bit Manipulation Math Macros}, \hyperpage{16}
  \item {TOGGLE\_BITs}
    \subitem {Bit Group Manipulation Math Macros}, \hyperpage{18}
  \item {TransferDirection}
    \subitem {USART\_InitType}, \hyperpage{177}
  \item {TriggerStatus}
    \subitem {EXTI\_ConfigType}, \hyperpage{135}
  \item {TRUE}
    \subitem {Standard values}, \hyperpage{26}
  \item {TX\_ONLY}
    \subitem {UART Operating Modes}, \hyperpage{121}
  \item {TX\_RX}
    \subitem {UART Operating Modes}, \hyperpage{121}
  \item {TXCRCR}
    \subitem {SPI\_MemoryMapType}, \hyperpage{167}

  \indexspace

  \item {u16\_t}
    \subitem {Standard types}, \hyperpage{23}
  \item {u32\_t}
    \subitem {Standard types}, \hyperpage{23}
  \item {u32SpeedRatio}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{133}
  \item {u64\_t}
    \subitem {Standard types}, \hyperpage{23}
  \item {u8\_t}
    \subitem {Standard types}, \hyperpage{22}
  \item {u8Direction}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{133}
  \item {u8Pin}
    \subitem {BUZZER\_BuzzerConfiguration}, \hyperpage{131}
    \subitem {HULTSNC\_ConfigType}, \hyperpage{140}
    \subitem {LED\_LEDConfiguration}, \hyperpage{141}
  \item {u8Pin1}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{132}
  \item {u8Pin2}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{133}
  \item {u8Port}
    \subitem {BUZZER\_BuzzerConfiguration}, \hyperpage{131}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{132}
    \subitem {HULTSNC\_ConfigType}, \hyperpage{140}
    \subitem {LED\_LEDConfiguration}, \hyperpage{141}
  \item {u8SpeedPin}
    \subitem {DCM\_MotorConfiguration}, \hyperpage{133}
  \item {UART Addresses}, \hyperpage{118}
    \subitem {USART1\_BASE\_ADDRESS}, \hyperpage{118}
    \subitem {USART2\_BASE\_ADDRESS}, \hyperpage{118}
    \subitem {USART6\_BASE\_ADDRESS}, \hyperpage{118}
  \item {UART Bit Sizes}, \hyperpage{122}
    \subitem {MODE\_8BIT}, \hyperpage{122}
    \subitem {MODE\_9BIT}, \hyperpage{123}
  \item {UART Operating Modes}, \hyperpage{121}
    \subitem {RX\_ONLY}, \hyperpage{121}
    \subitem {TX\_ONLY}, \hyperpage{121}
    \subitem {TX\_RX}, \hyperpage{121}
  \item {UART Oversampling}, \hyperpage{120}
    \subitem {OVER\_SAMPLING\_16}, \hyperpage{120}
    \subitem {OVER\_SAMPLING\_8}, \hyperpage{120}
  \item {UART Parity}, \hyperpage{122}
    \subitem {EVEN\_PARITY}, \hyperpage{122}
    \subitem {ODD\_PARITY}, \hyperpage{122}
  \item {UART Registers}, \hyperpage{119}
    \subitem {USART1\_REG}, \hyperpage{119}
    \subitem {USART2\_REG}, \hyperpage{119}
    \subitem {USART6\_REG}, \hyperpage{119}
  \item {UART Stop Bits}, \hyperpage{123}
    \subitem {STOP\_BIT\_0\_5}, \hyperpage{123}
    \subitem {STOP\_BIT\_1}, \hyperpage{123}
    \subitem {STOP\_BIT\_1\_5}, \hyperpage{124}
    \subitem {STOP\_BIT\_2}, \hyperpage{124}
  \item {UART\_BRR\_SAMPLING16}
    \subitem {UART\_private.h}, \hyperpage{558}
  \item {UART\_BRR\_SAMPLING8}
    \subitem {UART\_private.h}, \hyperpage{559}
  \item {UART\_DIV\_SAMPLING16}
    \subitem {UART\_private.h}, \hyperpage{557}
  \item {UART\_DIV\_SAMPLING8}
    \subitem {UART\_private.h}, \hyperpage{558}
  \item {UART\_DIVFRAQ\_SAMPLING16}
    \subitem {UART\_private.h}, \hyperpage{558}
  \item {UART\_DIVFRAQ\_SAMPLING8}
    \subitem {UART\_private.h}, \hyperpage{559}
  \item {UART\_DIVMANT\_SAMPLING16}
    \subitem {UART\_private.h}, \hyperpage{558}
  \item {UART\_DIVMANT\_SAMPLING8}
    \subitem {UART\_private.h}, \hyperpage{559}
  \item {UART\_interface.h}
    \subitem {\_\_BAUDRATE\_\_}, \hyperpage{544}
    \subitem {DISABLE}, \hyperpage{544}
    \subitem {ENABLE}, \hyperpage{544}
    \subitem {MUSART1\_vSetCallBack}, \hyperpage{553}
    \subitem {MUSART2\_vSetCallBack}, \hyperpage{553}
    \subitem {MUSART6\_vSetCallBack}, \hyperpage{554}
    \subitem {MUSART\_ptrReceiveStringSynchNonBlocking}, 
		\hyperpage{549}
    \subitem {MUSART\_u8CompareString}, \hyperpage{551}
    \subitem {MUSART\_u8ReadDataRegister}, \hyperpage{551}
    \subitem {MUSART\_u8ReceiveByteSynchBlocking}, \hyperpage{549}
    \subitem {MUSART\_u8ReceiveByteSynchNonBlocking}, \hyperpage{548}
    \subitem {MUSART\_vClearFlags}, \hyperpage{552}
    \subitem {MUSART\_vDisable}, \hyperpage{547}
    \subitem {MUSART\_vEnable}, \hyperpage{546}
    \subitem {MUSART\_vInit}, \hyperpage{544}
    \subitem {MUSART\_vRecieveString}, \hyperpage{550}
    \subitem {MUSART\_vRxIntSetStatus}, \hyperpage{552}
    \subitem {MUSART\_vTransmitByte}, \hyperpage{547}
    \subitem {MUSART\_vTransmitString}, \hyperpage{548}
  \item {UART\_private.h}
    \subitem {MUSART\_CR1\_IDLEIE\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_M\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR1\_OVER8\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR1\_PCE\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR1\_PEIE\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_PS\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_RE\_BIT}, \hyperpage{561}
    \subitem {MUSART\_CR1\_RWU\_BIT}, \hyperpage{561}
    \subitem {MUSART\_CR1\_RXNEIE\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_SBK\_BIT}, \hyperpage{561}
    \subitem {MUSART\_CR1\_TCIE\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_TE\_BIT}, \hyperpage{561}
    \subitem {MUSART\_CR1\_TXEIE\_BIT}, \hyperpage{562}
    \subitem {MUSART\_CR1\_UE\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR1\_WAKE\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR2\_ADD0\_BIT}, \hyperpage{563}
    \subitem {MUSART\_CR2\_ADD1\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_ADD2\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_ADD3\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_CLKEN\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR2\_CPHA\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR2\_CPOL\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR2\_LBCL\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_LBDIE\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_LBDL\_BIT}, \hyperpage{564}
    \subitem {MUSART\_CR2\_LINEN\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR2\_STOP0\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR2\_STOP1\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR2\_STOP\_BIT}, \hyperpage{565}
    \subitem {MUSART\_CR3\_CTSE\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR3\_CTSIE\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR3\_DMAR\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR3\_DMAT\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR3\_EIE\_BIT}, \hyperpage{567}
    \subitem {MUSART\_CR3\_HDSEL\_BIT}, \hyperpage{567}
    \subitem {MUSART\_CR3\_IREN\_BIT}, \hyperpage{567}
    \subitem {MUSART\_CR3\_IRLP\_BIT}, \hyperpage{567}
    \subitem {MUSART\_CR3\_NACK\_BIT}, \hyperpage{567}
    \subitem {MUSART\_CR3\_RTSE\_BIT}, \hyperpage{566}
    \subitem {MUSART\_CR3\_SCEN\_BIT}, \hyperpage{567}
    \subitem {MUSART\_SR\_CTS\_BIT}, \hyperpage{561}
    \subitem {MUSART\_SR\_FE\_BIT}, \hyperpage{559}
    \subitem {MUSART\_SR\_IDLE\_BIT}, \hyperpage{560}
    \subitem {MUSART\_SR\_LBD\_BIT}, \hyperpage{561}
    \subitem {MUSART\_SR\_NE\_BIT}, \hyperpage{560}
    \subitem {MUSART\_SR\_ORE\_BIT}, \hyperpage{560}
    \subitem {MUSART\_SR\_PE\_BIT}, \hyperpage{559}
    \subitem {MUSART\_SR\_RXNE\_BIT}, \hyperpage{560}
    \subitem {MUSART\_SR\_TC\_BIT}, \hyperpage{560}
    \subitem {MUSART\_SR\_TXE\_BIT}, \hyperpage{560}
    \subitem {UART\_BRR\_SAMPLING16}, \hyperpage{558}
    \subitem {UART\_BRR\_SAMPLING8}, \hyperpage{559}
    \subitem {UART\_DIV\_SAMPLING16}, \hyperpage{557}
    \subitem {UART\_DIV\_SAMPLING8}, \hyperpage{558}
    \subitem {UART\_DIVFRAQ\_SAMPLING16}, \hyperpage{558}
    \subitem {UART\_DIVFRAQ\_SAMPLING8}, \hyperpage{559}
    \subitem {UART\_DIVMANT\_SAMPLING16}, \hyperpage{558}
    \subitem {UART\_DIVMANT\_SAMPLING8}, \hyperpage{559}
  \item {UltraSonic\_interface.h}
    \subitem {HULTSNC\_f32GetDistance}, \hyperpage{248}
    \subitem {HULTSNC\_vInit}, \hyperpage{247}
    \subitem {HULTSNC\_vTrigger}, \hyperpage{248}
  \item {USAGE\_FAULT}
    \subitem {NVIC Settable Priorities}, \hyperpage{95}
  \item {USART1}
    \subitem {NVIC Vector Table}, \hyperpage{86}
  \item {USART1\_BASE\_ADDRESS}
    \subitem {UART Addresses}, \hyperpage{118}
  \item {USART1\_REG}
    \subitem {UART Registers}, \hyperpage{119}
  \item {USART1EN}
    \subitem {MRCC\_config.h}, \hyperpage{381}
  \item {USART2}
    \subitem {NVIC Vector Table}, \hyperpage{86}
  \item {USART2\_BASE\_ADDRESS}
    \subitem {UART Addresses}, \hyperpage{118}
  \item {USART2\_REG}
    \subitem {UART Registers}, \hyperpage{119}
  \item {USART2EN}
    \subitem {MRCC\_config.h}, \hyperpage{378}
  \item {USART6}
    \subitem {NVIC Vector Table}, \hyperpage{91}
  \item {USART6\_BASE\_ADDRESS}
    \subitem {UART Addresses}, \hyperpage{118}
  \item {USART6\_REG}
    \subitem {UART Registers}, \hyperpage{119}
  \item {USART6EN}
    \subitem {MRCC\_config.h}, \hyperpage{381}
  \item {USART\_ClockInitTypeDef}, \hyperpage{174}
    \subitem {ClockOutput}, \hyperpage{175}
    \subitem {ClockPhase}, \hyperpage{175}
    \subitem {ClockPolarity}, \hyperpage{175}
    \subitem {LastBitClockPulse}, \hyperpage{175}
  \item {USART\_InitType}, \hyperpage{176}
    \subitem {BaudRate}, \hyperpage{176}
    \subitem {DataWidth}, \hyperpage{176}
    \subitem {HardwareFlowControl}, \hyperpage{178}
    \subitem {Oversampling}, \hyperpage{178}
    \subitem {Parity\_Enable}, \hyperpage{177}
    \subitem {Parity\_Selection}, \hyperpage{177}
    \subitem {StopBits}, \hyperpage{177}
    \subitem {TransferDirection}, \hyperpage{177}
  \item {USART\_MemoryMapType}, \hyperpage{178}
    \subitem {BRR\_REG}, \hyperpage{179}
    \subitem {CR1\_REG}, \hyperpage{180}
    \subitem {CR2\_REG}, \hyperpage{180}
    \subitem {CR3\_REG}, \hyperpage{180}
    \subitem {DR\_REG}, \hyperpage{179}
    \subitem {GTPR\_REG}, \hyperpage{180}
    \subitem {SR\_REG}, \hyperpage{179}
  \item {Utilities macros}, \hyperpage{21}
    \subitem {MY\_MS\_DELAY}, \hyperpage{21}

  \indexspace

  \item {VAL}
    \subitem {SysTick\_Type}, \hyperpage{168}
  \item {VAR}
    \subitem {Compiler standard macros}, \hyperpage{19}
  \item {VECTKEY\_PASSWORD}
    \subitem {NVIC\_private.h}, \hyperpage{361}
  \item {VTOR}
    \subitem {SCB\_MemoryMapType}, \hyperpage{161}

  \indexspace

  \item {WWDG}
    \subitem {NVIC Vector Table}, \hyperpage{78}
  \item {WWDGEN}
    \subitem {MRCC\_config.h}, \hyperpage{379}

\end{theindex}
