# Up-Counter
This repository consists of the RTL design and related essentials of Up Counter written in Verilog.
