C:/cpen211/lab-7-l1c-KevinZhiyuanDing/alu.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv {2 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module stateMachine_tb
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(60): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(69): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(78): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(87): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(99): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(108): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(117): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(129): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(138): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(147): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(156): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(168): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(177): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(186): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(198): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(210): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(219): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(228): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(238): (vlog-2643) Unterminated string literal continues onto next line.
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/tb_stateMachine.sv(247): (vlog-2643) Unterminated string literal continues onto next line.

Top level modules:
	stateMachine_tb

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/datapath_tb.sv {2 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/datapath_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath_tb
** Warning: C:/cpen211/lab-7-l1c-KevinZhiyuanDing/datapath_tb.sv(62): (vlog-2244) Variable 'errors' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.

Top level modules:
	datapath_tb

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/shifter.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_top_tb.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_top_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_top_tb

Top level modules:
	lab7_top_tb

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/cpu_tb.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/cpu_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/stateMachine.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/stateMachine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module stateMachine

Top level modules:
	stateMachine

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/regfile.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_top.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_top
-- Compiling module RAM
-- Compiling module vDFF
-- Compiling module sseg

Top level modules:
	lab7_top
	vDFF
	sseg

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/cpu.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/datapath.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/cpen211/lab-7-l1c-KevinZhiyuanDing/lab7_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}}
