
*** Running vivado
    with args -log design_1_fisr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fisr_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_fisr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kamil/Desktop/fisr/vivado/ip_repo/fisr_controller_v2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_fisr_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 739.410 ; gain = 178.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fisr_0_0' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ip/design_1_fisr_0_0/synth/design_1_fisr_0_0.vhd:70]
INFO: [Synth 8-3491] module 'fisr' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:12' bound to instance 'U0' of component 'fisr' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ip/design_1_fisr_0_0/synth/design_1_fisr_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'fisr' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:99]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fisr_fsub_32ns_32bkb' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fsub_32ns_32bkb.vhd:8' bound to instance 'fisr_fsub_32ns_32bkb_U1' of component 'fisr_fsub_32ns_32bkb' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:143]
INFO: [Synth 8-638] synthesizing module 'fisr_fsub_32ns_32bkb' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fsub_32ns_32bkb.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fisr_ap_fsub_3_full_dsp_32' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fsub_3_full_dsp_32.vhd:59' bound to instance 'fisr_ap_fsub_3_full_dsp_32_u' of component 'fisr_ap_fsub_3_full_dsp_32' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fsub_32ns_32bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fisr_ap_fsub_3_full_dsp_32' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fisr_ap_fsub_3_full_dsp_32' (18#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fisr_fsub_32ns_32bkb' (19#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fsub_32ns_32bkb.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fisr_fmul_32ns_32cud' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fmul_32ns_32cud.vhd:8' bound to instance 'fisr_fmul_32ns_32cud_U2' of component 'fisr_fmul_32ns_32cud' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:158]
INFO: [Synth 8-638] synthesizing module 'fisr_fmul_32ns_32cud' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fmul_32ns_32cud.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fisr_ap_fmul_2_max_dsp_32' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'fisr_ap_fmul_2_max_dsp_32_u' of component 'fisr_ap_fmul_2_max_dsp_32' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fmul_32ns_32cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fisr_ap_fmul_2_max_dsp_32' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'fisr_ap_fmul_2_max_dsp_32' (27#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/ip/fisr_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fisr_fmul_32ns_32cud' (28#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fmul_32ns_32cud.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fisr' (29#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_fisr_0_0' (30#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ip/design_1_fisr_0_0/synth/design_1_fisr_0_0.vhd:70]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 891.230 ; gain = 329.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 891.230 ; gain = 329.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 891.230 ; gain = 329.867
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ip/design_1_fisr_0_0/constraints/fisr_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ip/design_1_fisr_0_0/constraints/fisr_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.runs/design_1_fisr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.runs/design_1_fisr_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 891.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 900.492 ; gain = 9.262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 900.492 ; gain = 339.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 900.492 ; gain = 339.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.runs/design_1_fisr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 900.492 ; gain = 339.129
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 900.492 ; gain = 339.129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/fisr_fmul_32ns_32cud_U2/fisr_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fisr_fmul_32ns_32cud_U2/fisr_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/fisr_fmul_32ns_32cud_U2/fisr_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/fisr_fmul_32ns_32cud_U2/fisr_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'fisr_fmul_32ns_32cud_U2/ce_r_reg' into 'fisr_fsub_32ns_32bkb_U1/ce_r_reg' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.srcs/sources_1/bd/design_1/ipshared/1eaf/hdl/vhdl/fisr_fmul_32ns_32cud.vhd:70]
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[31]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[0]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[1]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[2]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[3]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[4]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[5]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[6]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[7]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[8]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[9]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[10]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[11]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[12]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[13]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[14]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[15]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[16]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[17]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[18]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[19]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[20]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[21]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[22]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[25]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[26]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[27]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[28]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[29]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[23]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/din0_buf1_reg[24]' (FD) to 'U0/fisr_fsub_32ns_32bkb_U1/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\fisr_fsub_32ns_32bkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'U0/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 900.492 ; gain = 339.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 974.613 ; gain = 413.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 986.742 ; gain = 425.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 997.348 ; gain = 435.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    10|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |    36|
|8     |LUT2      |   104|
|9     |LUT3      |    63|
|10    |LUT4      |    32|
|11    |LUT5      |    66|
|12    |LUT6      |   136|
|13    |MUXCY     |    74|
|14    |XORCY     |    25|
|15    |FDE       |     3|
|16    |FDRE      |   331|
|17    |FDSE      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1002.125 ; gain = 440.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 1002.125 ; gain = 431.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:12 . Memory (MB): peak = 1002.125 ; gain = 440.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 1002.125 ; gain = 711.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.runs/design_1_fisr_0_0_synth_1/design_1_fisr_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fisr_0_0, cache-ID = 176169dd79e963b7
INFO: [Coretcl 2-1174] Renamed 96 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kamil/Desktop/fisr/vivado/fisr_v5/fisr_v5.runs/design_1_fisr_0_0_synth_1/design_1_fisr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fisr_0_0_utilization_synth.rpt -pb design_1_fisr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 15:37:22 2022...
