===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.2359 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.9118 ( 26.3%)   11.9118 ( 34.8%)  FIR Parser
   18.7739 ( 41.5%)   11.1576 ( 32.6%)  'firrtl.circuit' Pipeline
    2.5442 (  5.6%)    1.4118 (  4.1%)    'firrtl.module' Pipeline
    2.5442 (  5.6%)    1.4118 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3117 (  0.7%)    0.3117 (  0.9%)    InferWidths
    1.4411 (  3.2%)    1.4411 (  4.2%)    LowerFIRRTLTypes
   11.2425 ( 24.8%)    6.2045 ( 18.1%)    'firrtl.module' Pipeline
    3.4198 (  7.6%)    1.8389 (  5.4%)      ExpandWhens
    7.8226 ( 17.3%)    4.3656 ( 12.8%)      Canonicalizer
    0.4279 (  0.9%)    0.4279 (  1.2%)    Inliner
    1.3568 (  3.0%)    1.3568 (  4.0%)    IMConstProp
    0.0618 (  0.1%)    0.0618 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.1105 (  4.7%)    2.1105 (  6.2%)  LowerFIRRTLToHW
    1.1326 (  2.5%)    1.1326 (  3.3%)  HWMemSimImpl
    5.3029 ( 11.7%)    2.8219 (  8.2%)  'hw.module' Pipeline
    0.1661 (  0.4%)    0.0909 (  0.3%)    HWCleanup
    2.6352 (  5.8%)    1.4462 (  4.2%)    CSE
    0.0065 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    2.4579 (  5.4%)    1.2784 (  3.7%)    Canonicalizer
    1.2023 (  2.7%)    1.2023 (  3.5%)  HWLegalizeNames
    1.7074 (  3.8%)    0.9187 (  2.7%)  'hw.module' Pipeline
    1.6861 (  3.7%)    0.9085 (  2.7%)    PrettifyVerilog
    2.9512 (  6.5%)    2.9512 (  8.6%)  Output
    0.0042 (  0.0%)    0.0042 (  0.0%)  Rest
   45.2519 (100.0%)   34.2359 (100.0%)  Total

{
  totalTime: 34.279,
  maxMemory: 1054838784
}
