INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:28:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 buffer93/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.910ns period=5.820ns})
  Destination:            buffer93/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.910ns period=5.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.820ns  (clk rise@5.820ns - clk rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.262ns (21.852%)  route 4.513ns (78.148%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.303 - 5.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2405, unset)         0.508     0.508    buffer93/clk
    SLICE_X37Y183        FDRE                                         r  buffer93/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer93/dataReg_reg[2]/Q
                         net (fo=6, routed)           0.483     1.207    buffer93/control/Q[2]
    SLICE_X21Y183        LUT3 (Prop_lut3_I0_O)        0.043     1.250 r  buffer93/control/Memory[0][2]_i_1__13/O
                         net (fo=12, routed)          0.322     1.573    buffer93/control/dataReg_reg[2]
    SLICE_X22Y183        LUT5 (Prop_lut5_I2_O)        0.043     1.616 r  buffer93/control/Memory[0][6]_i_2__3/O
                         net (fo=2, routed)           0.184     1.799    buffer93/control/Memory[0][6]_i_2__3_n_0
    SLICE_X22Y185        LUT6 (Prop_lut6_I5_O)        0.043     1.842 r  buffer93/control/Memory[0][7]_i_5/O
                         net (fo=3, routed)           0.099     1.941    buffer93/control/Memory[0][7]_i_5_n_0
    SLICE_X22Y185        LUT4 (Prop_lut4_I0_O)        0.043     1.984 f  buffer93/control/Memory[0][7]_i_2__7/O
                         net (fo=5, routed)           0.212     2.197    buffer261/fifo/ins[7]
    SLICE_X23Y185        LUT5 (Prop_lut5_I4_O)        0.043     2.240 r  buffer261/fifo/transmitValue_i_11__4/O
                         net (fo=1, routed)           0.000     2.240    cmpi1/S[2]
    SLICE_X23Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.427 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.427    cmpi1/transmitValue_reg_i_6_n_0
    SLICE_X23Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.554 r  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=123, routed)         0.324     2.878    init0/control/result[0]
    SLICE_X21Y188        LUT6 (Prop_lut6_I5_O)        0.130     3.008 f  init0/control/transmitValue_i_8/O
                         net (fo=14, routed)          0.220     3.227    fork4/control/generateBlocks[4].regblock/p_2_in_32
    SLICE_X21Y188        LUT5 (Prop_lut5_I3_O)        0.043     3.270 f  fork4/control/generateBlocks[4].regblock/transmitValue_i_3__19/O
                         net (fo=39, routed)          0.164     3.434    buffer225/fifo/p_1_in
    SLICE_X21Y189        LUT5 (Prop_lut5_I2_O)        0.043     3.477 f  buffer225/fifo/transmitValue_i_4__67/O
                         net (fo=2, routed)           0.329     3.806    fork98/control/generateBlocks[2].regblock/transmitValue_i_2__70
    SLICE_X21Y186        LUT5 (Prop_lut5_I3_O)        0.043     3.849 f  fork98/control/generateBlocks[2].regblock/fullReg_i_4__6/O
                         net (fo=2, routed)           0.258     4.107    fork94/control/generateBlocks[15].regblock/transmitValue_reg_4
    SLICE_X17Y186        LUT6 (Prop_lut6_I5_O)        0.043     4.150 r  fork94/control/generateBlocks[15].regblock/transmitValue_i_2__70/O
                         net (fo=2, routed)           0.493     4.642    fork94/control/generateBlocks[26].regblock/Memory[0][8]_i_9_2
    SLICE_X23Y184        LUT6 (Prop_lut6_I5_O)        0.043     4.685 r  fork94/control/generateBlocks[26].regblock/Memory[0][8]_i_19/O
                         net (fo=1, routed)           0.335     5.021    fork94/control/generateBlocks[26].regblock/Memory[0][8]_i_19_n_0
    SLICE_X22Y185        LUT5 (Prop_lut5_I0_O)        0.043     5.064 r  fork94/control/generateBlocks[26].regblock/Memory[0][8]_i_9/O
                         net (fo=1, routed)           0.302     5.366    fork94/control/generateBlocks[10].regblock/Full_reg_2
    SLICE_X22Y184        LUT6 (Prop_lut6_I4_O)        0.043     5.409 r  fork94/control/generateBlocks[10].regblock/Memory[0][8]_i_4/O
                         net (fo=7, routed)           0.312     5.721    buffer260/fifo/dataReg_reg[7]
    SLICE_X37Y185        LUT5 (Prop_lut5_I2_O)        0.043     5.764 r  buffer260/fifo/fullReg_i_2__13/O
                         net (fo=6, routed)           0.217     5.981    fork73/control/generateBlocks[2].regblock/dataReg_reg[7]
    SLICE_X37Y185        LUT6 (Prop_lut6_I2_O)        0.043     6.024 r  fork73/control/generateBlocks[2].regblock/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.259     6.283    buffer93/E[0]
    SLICE_X36Y183        FDRE                                         r  buffer93/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.820     5.820 r  
                                                      0.000     5.820 r  clk (IN)
                         net (fo=2405, unset)         0.483     6.303    buffer93/clk
    SLICE_X36Y183        FDRE                                         r  buffer93/dataReg_reg[0]/C
                         clock pessimism              0.000     6.303    
                         clock uncertainty           -0.035     6.267    
    SLICE_X36Y183        FDRE (Setup_fdre_C_CE)      -0.194     6.073    buffer93/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                 -0.210    




