{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666818407595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666818407596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 16:06:47 2022 " "Processing started: Wed Oct 26 16:06:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666818407596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666818407596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRACTICA2 -c PRACTICA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666818407596 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666818408387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica2-p2 " "Found design unit 1: practica2-p2" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666818409426 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666818409426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666818409426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRACTICA2 " "Elaborating entity \"PRACTICA2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666818409498 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outx PRACTICA2.vhd(16) " "VHDL Process Statement warning at PRACTICA2.vhd(16): inferring latch(es) for signal or variable \"outx\", which holds its previous value in one or more paths through the process" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1666818409511 "|PRACTICA2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg PRACTICA2.vhd(16) " "VHDL Process Statement warning at PRACTICA2.vhd(16): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1666818409511 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[0\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409511 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[1\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409511 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[2\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[3\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[4\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[5\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[6\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[7\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409512 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[0\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[0\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409513 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[1\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[1\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409513 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[2\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[2\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409513 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[3\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[3\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666818409513 "|PRACTICA2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[0\]\$latch " "Latch outx\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666818410563 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666818410563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[1\]\$latch " "Latch outx\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666818410563 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666818410563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[2\]\$latch " "Latch outx\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666818410563 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666818410563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[3\]\$latch " "Latch outx\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inx\[3\] " "Ports D and ENA on the latch are fed by the same signal inx\[3\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666818410564 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666818410564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666818410606 "|practica2|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666818410606 "|practica2|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666818410606 "|practica2|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666818410606 "|practica2|dig[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666818410606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666818410844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666818411419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666818411419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666818411494 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666818411494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666818411494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666818411494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666818411564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 16:06:51 2022 " "Processing ended: Wed Oct 26 16:06:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666818411564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666818411564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666818411564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666818411564 ""}
