server netscape communications date wednesday jan gmt last modified sunday nov gmt content length content type text html joy shetler home page homepage currently development revision clarification please send e mail address given bottom page joy shetler associate professor computer engineering program b electronic engineering honors cal poly san luis obispo m ph d electrical computer engineering uc santa barbara office phone email jshetler phoenix csc calpoly edu biography professor shetler research interests computer architecture design june received career grant national science foundation establish active research effort microelectronic systems architecture enhances undergraduate curriculum computer engineering computer science electrical engineering introduces students new computer architectures new technology microelectronic systems ideas developed research incorporated microprocessor computer architecture curriculum focus research component devise test instruction level parallelism ilp techniques mechanisms programmable logic devices fpgas used implement rapid system prototyping custom computer designs also used implement custom components reconfigurable architectures part project involves developing rapid prototyping platform industrial experience includes computer design burroughs corp unisys four years trilogy systems cupertino defunct burroughs designer mainframe trilogy designed multiprocessor cache coherency mechanism using wafer scale integration wsi compcon dr shetler currently serving steering committee compcon teaching areas dr shetler teaching cpe cpe x fall quarter information courses valid information courses taught may date digital logic design cpe course covers introductory material digital design techniques theory computer architecture ii cpe course covers computer architecture microprogramming emphasis rtl register transfer level design risc cisc based architectures computer architecture iii cpe course covers computer architecture interfacing techniques emphasis interfacing system bus level using asynchronous synchronous protocols memory addressing strategies memory mapped o also covered lab associated course covers several team projects digital systems design cpe course covers design digital systems using combinational sequential circuits course covers current implementation strategies including use plds fpgas microprocessor systems design cpe x course covers microprocessor systems design research interests multithreaded processor designs description fpga implementations description description recent current master theses students reggie hunt june design implementation object based interrupt driven operating system mike griffin june design implementation object based interrupt driven operating system jeff bain june design analysis instruction issue logic ed stoebner progress chia yang progress recent senior projects completed dale wills june automobile racetrack display using mc hc heidi rylance december implementation powerpc instruction queue using schematic capture fpgas brandon blodget december implementation powerpc instruction queue using schematic capture fpgas charles decraene march mc based small computer senior projects progress please note preliminary topics may change slightly alison barnes robot controller board using embedded microprocessor kai lee microprocessor systems development using wind river systems software phong nguyen vhdl implementation co processor using fpgas carlos rios pci based application accelerators include pointers things interest etc please send constructive comments joy shetler copyright csc dept cal poly rights reserved etc etc