<def f='include/c++/7/bits/stl_list.h' l='960' ll='962' type='bool std::__cxx11::list::empty() const'/>
<use f='include/c++/7/bits/list.tcc' l='494' u='c' c='_ZNSt7__cxx114list4sortEv'/>
<use f='include/c++/7/bits/list.tcc' l='580' u='c' c='_ZNSt7__cxx114list4sortET_'/>
<doc f='include/c++/7/bits/stl_list.h' l='956'>/**
       *  Returns true if the %list is empty.  (Thus begin() would equal
       *  end().)
       */</doc>
<use f='llvm/clang/lib/AST/VTableBuilder.cpp' l='3455' u='c' c='_ZL14selectBestPathRN5clang10ASTContextEPKNS_13CXXRecordDeclERKNS_8VPtrInfoERNSt7__cxx114listIN4llvm9SetVectorINS_13BaseSubobjectESt6vectorISC_SaISC_E2478195'/>
<use f='llvm/clang/lib/Format/TokenAnnotator.h' l='48' u='c' c='_ZN5clang6format13AnnotatedLineC1ERKNS0_13UnwrappedLineE'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='145' u='c' c='_ZN5clang6format15ScopedLineStateC1ERNS0_19UnwrappedLineParserEb'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='154' u='c' c='_ZN5clang6format15ScopedLineStateD1Ev'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='157' u='c' c='_ZN5clang6format15ScopedLineStateD1Ev'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='2404' u='c' c='_ZN5clang6format19UnwrappedLineParser30parseJavaScriptEs6ImportExportEv'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='2455' u='c' c='_ZN5clang6format19UnwrappedLineParser16addUnwrappedLineEv'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='2487' u='c' c='_ZN5clang6formatL27continuesLineCommentSectionERKNS0_11FormatTokenERKNS0_13UnwrappedLineERN4llvm5RegexE'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='2590' u='c' c='_ZN5clang6format19UnwrappedLineParser13flushCommentsEb'/>
<use f='llvm/clang/lib/Format/UnwrappedLineParser.cpp' l='2693' u='c' c='_ZN5clang6format19UnwrappedLineParser9readTokenEi'/>
<use f='llvm/clang/lib/Frontend/CompilerInstance.cpp' l='69' u='c' c='_ZN5clang16CompilerInstanceD1Ev'/>
<use f='llvm/lld/COFF/Driver.cpp' l='835' u='c' c='_ZN3lld4coff12LinkerDriver3runEv'/>
<use f='llvm/lld/COFF/Driver.cpp' l='836' u='c' c='_ZN3lld4coff12LinkerDriver3runEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='698' u='c' c='_ZN4llvm17ScheduleDAGInstrs18insertBarrierChainERNS0_12Value2SUsMapE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='1125' u='c' c='_ZN12_GLOBAL__N_117SIMemoryLegalizer21removeAtomicPseudoMIsEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11964' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12217' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineExtBoolTruncEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp' l='86' u='c' c='_ZN4llvm15VPlanPredicator16genPredicateTreeERNSt7__cxx114listIPNS_7VPValueESaIS4_EEE'/>
<use f='llvm/llvm/include/llvm/XRay/Profile.h' l='143' u='c' c='_ZNK4llvm4xray7Profile5emptyEv'/>
<use f='llvm/llvm/tools/llvm-lto2/llvm-lto2.cpp' l='294' u='c' c='_ZL3runiPPc'/>
<use f='llvm/llvm/tools/llvm-pdbutil/LinePrinter.cpp' l='41' u='c' c='_ZN12_GLOBAL__N_114IsItemExcludedEN4llvm9StringRefERNSt7__cxx114listINS0_5RegexESaIS4_EEES7_'/>
<use f='llvm/llvm/tools/llvm-rtdyld/llvm-rtdyld.cpp' l='664' u='c' c='_ZL23remapSectionsAndSymbolsRKN4llvm6TripleERNS_11RuntimeDyldER20TrivialMemoryManager'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2120' u='c' c='_ZN4llvm14CodeGenRegBank19inferCommonSubClassEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2236' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2274' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='136' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1180' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter15runTargetHeaderERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1267' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
