{:input (genetic.crossover/dumb-crossover 1610876730 (genetic.mutation/change-names-remove-clause 819304690 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire23_29_30_32, wire24_8, wire25_8);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire11_:missing ;\n  wire \\wire12_:missing_13_22 ;\n  wire wire14;\n  wire wire18;\n  wire wire19_8;\n  wire wire20_29_30_31;\n  wire wire20_33;\n  wire wire20_35;\n  wire wire20_38;\n  wire \\wire20_39_:missing_42 ;\n  wire wire20_40;\n  wire \\wire20_8_10_:missing ;\n  wire \\wire20_9_:missing ;\n  wire \\wire20_:missing ;\n  wire \\wire20_:missing_31_32 ;\n  wire \\wire20_:missing_41 ;\n  input wire23_29_30_32;\n  wire wire23_29_30_32;\n  output wire24_8;\n  wire wire24_8;\n  output wire25_8;\n  wire wire25_8;\n  wire wire27_30;\n  wire \\wire27_:missing ;\n  wire \\wire28_33_:missing ;\n  wire \\wire28_:missing ;\n  wire wire35_37_39;\n  wire \\wire3_15_18_21_:missing ;\n  wire wire41;\n  wire wire4_16;\n  wire wire4_19;\n  wire \\wire5_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_8_22;\n  wire \\wire7_:missing ;\n  wire wire8_9;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_34_36_22 ;\n  wire \\wire:missing_34_36_38 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_16 = 2'h1 >> wire4_19;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire12_:missing_13_22 , \\wire12_:missing_13_22  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_15_18_21_:missing ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire27_:missing  = 2'h1 >> wire27_30;\n  assign \\wire28_:missing  = 2'h1 >> \\wire28_33_:missing ;\n  assign \\wire:missing_edge  = 4'h4 >> { wire23_29_30_32, wire20_29_30_31 };\n  assign wire27_30 = 4'h8 >> { wire23_29_30_32, wire20_29_30_31 };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire20_:missing_31_32 , wire20_29_30_31 };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire20_:missing_31_32 , wire23_29_30_32 };\n  assign \\wire28_33_:missing  = 4'h8 >> { \\wire:missing_edge , wire20_33 };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire:missing_34_36_38 , \\wire:missing_34_36_22  };\n  assign \\wire:missing_35  = 4'h6 >> { wire20_35, wire35_37_39 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_34_36_38 , \\wire:missing_34_36_22  };\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_37  = 4'h8 >> { wire35_37_39, \\wire:missing_edge  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_8_22;\n  assign \\wire:missing_8  = 4'h2 >> { \\wire20_8_10_:missing , \\wire20_8_10_:missing  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire20_9_:missing , wire8_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire20_8_10_:missing , \\wire20_8_10_:missing  };\n  assign \\wire11_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire12_:missing_13_22 , \\wire12_:missing_13_22  };\n  assign \\wire3_15_18_21_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire20_39_:missing_42 ;\n  assign wire41 = \\wire20_:missing_41 ;\n  assign \\wire:missing_40  = wire20_40;\n  assign wire35_37_39 = \\wire20_39_:missing_42 ;\n  assign \\wire:missing_34_36_38  = wire20_38;\n  assign \\wire12_:missing_13_22  = wire7_8_22;\n  assign \\wire20_8_10_:missing  = \\wire20_:missing ;\n  assign wire4_19 = wire19_8;\n  assign wire18 = \\wire3_15_18_21_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = wire4_16;\n  assign \\wire:missing_edge  = \\wire3_15_18_21_:missing ;\n  assign wire14 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:3.1-94.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire23_29_30_32, wire24_8, wire25_8);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:7.8-7.24\" *)\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:9.8-9.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:10.8-10.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:16.8-16.30\" *)\n  wire \\wire20_39_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:23.9-23.24\" *)\n  input wire23_29_30_32;\n  wire wire23_29_30_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:25.10-25.18\" *)\n  output wire24_8;\n  wire wire24_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:27.10-27.18\" *)\n  output wire25_8;\n  wire wire25_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:33.8-33.20\" *)\n  wire wire35_37_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:34.8-34.32\" *)\n  wire \\wire3_15_18_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:38.8-38.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:39.8-39.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:51.8-51.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/23BBFF43.v:54.10-54.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing  = 1'h1;\n  assign wire14 = 1'h1;\n  assign wire18 = 1'h1;\n  assign \\wire20_39_:missing_42  = 1'h1;\n  assign wire24_8 = 1'hx;\n  assign wire25_8 = 1'hx;\n  assign wire35_37_39 = 1'h1;\n  assign \\wire3_15_18_21_:missing  = 1'h1;\n  assign \\wire5_:missing  = 1'h0;\n  assign \\wire6_:missing  = 1'h0;\n  assign \\wire:missing_37  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9/src/top.v'.\nSBY  3:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] Copy '/tmp/fuzzmount2DDF5D8C/23BBFF43.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9/src/23BBFF43.v'.\nSBY  3:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] Copy '/tmp/fuzzmount2DDF5D8C/23BBFF43.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9/src/23BBFF43.post.v'.\nSBY  3:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: abc pdr\nSBY  3:44:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:75$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:75$49.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:69$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:69$43.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:62$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:62$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:77$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:77$51.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:57$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/23BBFF43.v:57$31.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Wire presynth.\\wire25_8 is used but has no driver.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Wire presynth.\\wire24_8 is used but has no driver.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:44:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:44:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] base: finished (returncode=0)\nSBY  3:44:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:44:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: Warning: Wire presynth.\\wire25_8 is used but has no driver.\nSBY  3:44:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: Warning: Wire presynth.\\wire24_8 is used but has no driver.\nSBY  3:44:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:44:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] aig: finished (returncode=0)\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: Warning: The network has no constraints.\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: finished (returncode=0)\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] engine_0: Status returned by engine: FAIL\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9'.\nSBY  3:44:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpetzsgoz9] DONE (FAIL, rc=2)\n", :err ""}}}