{"vcs1":{"timestamp_begin":1754291242.435289189, "rt":11.13, "ut":11.68, "st":0.56}}
{"vcselab":{"timestamp_begin":1754291253.751840019, "rt":0.53, "ut":0.42, "st":0.13}}
{"link":{"timestamp_begin":1754291254.426188108, "rt":0.71, "ut":0.44, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754291240.717842593}
{"VCS_COMP_START_TIME": 1754291240.717842593}
{"VCS_COMP_END_TIME": 1754291255.445976168}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +lint=TFIPC-L +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489836}}
{"vcselab": {"peak_mem": 183368}}
