Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon Dec 11 02:06:05 2023
| Host              : KiKiCoffee running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file parallel_com_syn_timing.rpt
| Design            : parallel_com
| Device            : xcu200-fsgd2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (338)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (338)
--------------------------------
 There are 338 input ports with no input delay specified. (HIGH)

d0[0]
d0[10]
d0[11]
d0[12]
d0[13]
d0[14]
d0[15]
d0[16]
d0[17]
d0[18]
d0[19]
d0[1]
d0[20]
d0[21]
d0[22]
d0[23]
d0[24]
d0[25]
d0[26]
d0[27]
d0[28]
d0[29]
d0[2]
d0[30]
d0[31]
d0[32]
d0[33]
d0[34]
d0[35]
d0[36]
d0[37]
d0[38]
d0[39]
d0[3]
d0[40]
d0[41]
d0[4]
d0[5]
d0[6]
d0[7]
d0[8]
d0[9]
d1[0]
d1[10]
d1[11]
d1[12]
d1[13]
d1[14]
d1[15]
d1[16]
d1[17]
d1[18]
d1[19]
d1[1]
d1[20]
d1[21]
d1[22]
d1[23]
d1[24]
d1[25]
d1[26]
d1[27]
d1[28]
d1[29]
d1[2]
d1[30]
d1[31]
d1[32]
d1[33]
d1[34]
d1[35]
d1[36]
d1[37]
d1[38]
d1[39]
d1[3]
d1[40]
d1[41]
d1[4]
d1[5]
d1[6]
d1[7]
d1[8]
d1[9]
d2[0]
d2[10]
d2[11]
d2[12]
d2[13]
d2[14]
d2[15]
d2[16]
d2[17]
d2[18]
d2[19]
d2[1]
d2[20]
d2[21]
d2[22]
d2[23]
d2[24]
d2[25]
d2[26]
d2[27]
d2[28]
d2[29]
d2[2]
d2[30]
d2[31]
d2[32]
d2[33]
d2[34]
d2[35]
d2[36]
d2[37]
d2[38]
d2[39]
d2[3]
d2[40]
d2[41]
d2[4]
d2[5]
d2[6]
d2[7]
d2[8]
d2[9]
d3[0]
d3[10]
d3[11]
d3[12]
d3[13]
d3[14]
d3[15]
d3[16]
d3[17]
d3[18]
d3[19]
d3[1]
d3[20]
d3[21]
d3[22]
d3[23]
d3[24]
d3[25]
d3[26]
d3[27]
d3[28]
d3[29]
d3[2]
d3[30]
d3[31]
d3[32]
d3[33]
d3[34]
d3[35]
d3[36]
d3[37]
d3[38]
d3[39]
d3[3]
d3[40]
d3[41]
d3[4]
d3[5]
d3[6]
d3[7]
d3[8]
d3[9]
d4[0]
d4[10]
d4[11]
d4[12]
d4[13]
d4[14]
d4[15]
d4[16]
d4[17]
d4[18]
d4[19]
d4[1]
d4[20]
d4[21]
d4[22]
d4[23]
d4[24]
d4[25]
d4[26]
d4[27]
d4[28]
d4[29]
d4[2]
d4[30]
d4[31]
d4[32]
d4[33]
d4[34]
d4[35]
d4[36]
d4[37]
d4[38]
d4[39]
d4[3]
d4[40]
d4[41]
d4[4]
d4[5]
d4[6]
d4[7]
d4[8]
d4[9]
d5[0]
d5[10]
d5[11]
d5[12]
d5[13]
d5[14]
d5[15]
d5[16]
d5[17]
d5[18]
d5[19]
d5[1]
d5[20]
d5[21]
d5[22]
d5[23]
d5[24]
d5[25]
d5[26]
d5[27]
d5[28]
d5[29]
d5[2]
d5[30]
d5[31]
d5[32]
d5[33]
d5[34]
d5[35]
d5[36]
d5[37]
d5[38]
d5[39]
d5[3]
d5[40]
d5[41]
d5[4]
d5[5]
d5[6]
d5[7]
d5[8]
d5[9]
d6[0]
d6[10]
d6[11]
d6[12]
d6[13]
d6[14]
d6[15]
d6[16]
d6[17]
d6[18]
d6[19]
d6[1]
d6[20]
d6[21]
d6[22]
d6[23]
d6[24]
d6[25]
d6[26]
d6[27]
d6[28]
d6[29]
d6[2]
d6[30]
d6[31]
d6[32]
d6[33]
d6[34]
d6[35]
d6[36]
d6[37]
d6[38]
d6[39]
d6[3]
d6[40]
d6[41]
d6[4]
d6[5]
d6[6]
d6[7]
d6[8]
d6[9]
d_val
ref_d[0]
ref_d[10]
ref_d[11]
ref_d[12]
ref_d[13]
ref_d[14]
ref_d[15]
ref_d[16]
ref_d[17]
ref_d[18]
ref_d[19]
ref_d[1]
ref_d[20]
ref_d[21]
ref_d[22]
ref_d[23]
ref_d[24]
ref_d[25]
ref_d[26]
ref_d[27]
ref_d[28]
ref_d[29]
ref_d[2]
ref_d[30]
ref_d[31]
ref_d[32]
ref_d[33]
ref_d[34]
ref_d[35]
ref_d[36]
ref_d[37]
ref_d[38]
ref_d[39]
ref_d[3]
ref_d[40]
ref_d[41]
ref_d[4]
ref_d[5]
ref_d[6]
ref_d[7]
ref_d[8]
ref_d[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

res_hit
res_idx[0]
res_idx[1]
res_idx[2]
res_val

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20        1.725        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                       1.725        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         4.000       3.450                res_idx_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         4.000       3.450                res_idx_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         4.000       3.450                res_idx_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         4.000       3.450                res_val_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         4.000       3.450                res_hit_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.000       1.725                res_val_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.000       1.725                res_hit_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.000       1.725                res_val_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.000       1.725                res_hit_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.000       1.725                res_val_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.000       1.725                res_hit_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.000       1.725                res_idx_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.000       1.725                res_val_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.000       1.725                res_hit_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 res_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_hit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.962ns  (logic 1.001ns (51.020%)  route 0.961ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.823    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.584     3.435    clk_IBUF_BUFG
                         FDCE                                         r  res_hit_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.512 r  res_hit_reg/Q
                         net (fo=1, unplaced)         0.961     4.473    res_hit_OBUF
                                                                      r  res_hit_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.924     5.397 r  res_hit_OBUF_inst/O
                         net (fo=0)                   0.000     5.397    res_hit
                                                                      r  res_hit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_idx[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.962ns  (logic 1.001ns (51.020%)  route 0.961ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.823    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.584     3.435    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.512 r  res_idx_reg[0]/Q
                         net (fo=1, unplaced)         0.961     4.473    res_idx_OBUF[0]
                                                                      r  res_idx_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.924     5.397 r  res_idx_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.397    res_idx[0]
                                                                      r  res_idx[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_idx[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.962ns  (logic 1.001ns (51.020%)  route 0.961ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.823    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.584     3.435    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.512 r  res_idx_reg[1]/Q
                         net (fo=1, unplaced)         0.961     4.473    res_idx_OBUF[1]
                                                                      r  res_idx_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.924     5.397 r  res_idx_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.397    res_idx[1]
                                                                      r  res_idx[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_idx[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.962ns  (logic 1.001ns (51.020%)  route 0.961ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.823    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.584     3.435    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.512 r  res_idx_reg[2]/Q
                         net (fo=1, unplaced)         0.961     4.473    res_idx_OBUF[2]
                                                                      r  res_idx_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.924     5.397 r  res_idx_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.397    res_idx[2]
                                                                      r  res_idx[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_val_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            res_val
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.962ns  (logic 1.001ns (51.020%)  route 0.961ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.823    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.584     3.435    clk_IBUF_BUFG
                         FDCE                                         r  res_val_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.512 r  res_val_reg/Q
                         net (fo=1, unplaced)         0.961     4.473    res_val_OBUF
                                                                      r  res_val_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.924     5.397 r  res_val_OBUF_inst/O
                         net (fo=0)                   0.000     5.397    res_val
                                                                      r  res_val (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            15 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ref_d[0]
                            (input port)
  Destination:            res_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.868ns  (logic 1.028ns (35.844%)  route 1.840ns (64.156%))
  Logic Levels:           9  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=4)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ref_d[0] (IN)
                         net (fo=0)                   0.000     0.000    ref_d_IBUF[0]_inst/I
                                                                      r  ref_d_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  ref_d_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    ref_d_IBUF[0]_inst/OUT
                                                                      r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=16, unplaced)        0.980     1.527    ref_d_IBUF[0]
                                                                      r  res_idx[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.565 r  res_idx[2]_i_59/O
                         net (fo=1, unplaced)         0.020     1.585    res_idx[2]_i_59_n_0
                                                                      r  res_idx_reg[2]_i_22/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.784 f  res_idx_reg[2]_i_22/CO[7]
                         net (fo=1, unplaced)         0.005     1.789    res_idx_reg[2]_i_22_n_0
                                                                      f  res_idx_reg[2]_i_6/CI
                         CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.077     1.866 f  res_idx_reg[2]_i_6/CO[5]
                         net (fo=7, unplaced)         0.196     2.062    com_res05_out
                                                                      f  res_hit_i_60/I0
                         LUT3 (Prop_LUT3_I0_O)        0.053     2.115 r  res_hit_i_60/O
                         net (fo=1, unplaced)         0.197     2.312    res_hit_i_60_n_0
                                                                      r  res_hit_i_30/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.350 r  res_hit_i_30/O
                         net (fo=1, unplaced)         0.197     2.547    res_hit_i_30_n_0
                                                                      r  res_hit_i_7/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.585 r  res_hit_i_7/O
                         net (fo=1, unplaced)         0.197     2.782    res_hit_i_7_n_0
                                                                      r  res_hit_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.820 r  res_hit_i_1/O
                         net (fo=1, unplaced)         0.048     2.868    res_hit_i_1_n_0
                         FDCE                                         r  res_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_hit_reg/C

Slack:                    inf
  Source:                 ref_d[0]
                            (input port)
  Destination:            res_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.683ns  (logic 1.037ns (38.651%)  route 1.646ns (61.349%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ref_d[0] (IN)
                         net (fo=0)                   0.000     0.000    ref_d_IBUF[0]_inst/I
                                                                      r  ref_d_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  ref_d_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    ref_d_IBUF[0]_inst/OUT
                                                                      r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=16, unplaced)        0.980     1.527    ref_d_IBUF[0]
                                                                      r  res_idx[2]_i_51/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.565 r  res_idx[2]_i_51/O
                         net (fo=1, unplaced)         0.020     1.585    res_idx[2]_i_51_n_0
                                                                      r  res_idx_reg[2]_i_15/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.784 f  res_idx_reg[2]_i_15/CO[7]
                         net (fo=1, unplaced)         0.005     1.789    res_idx_reg[2]_i_15_n_0
                                                                      f  res_idx_reg[2]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.077     1.866 f  res_idx_reg[2]_i_5/CO[5]
                         net (fo=8, unplaced)         0.199     2.065    com_res03_out
                                                                      f  res_idx[1]_i_8/I0
                         LUT2 (Prop_LUT2_I0_O)        0.100     2.165 r  res_idx[1]_i_8/O
                         net (fo=1, unplaced)         0.197     2.362    res_idx[1]_i_8_n_0
                                                                      r  res_idx[1]_i_3/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.400 r  res_idx[1]_i_3/O
                         net (fo=1, unplaced)         0.197     2.597    res_idx[1]_i_3_n_0
                                                                      r  res_idx[1]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.635 r  res_idx[1]_i_1/O
                         net (fo=1, unplaced)         0.048     2.683    res_idx[1]_i_1_n_0
                         FDCE                                         r  res_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[1]/C

Slack:                    inf
  Source:                 ref_d[0]
                            (input port)
  Destination:            res_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.653ns  (logic 1.037ns (39.088%)  route 1.616ns (60.912%))
  Logic Levels:           8  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ref_d[0] (IN)
                         net (fo=0)                   0.000     0.000    ref_d_IBUF[0]_inst/I
                                                                      r  ref_d_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  ref_d_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    ref_d_IBUF[0]_inst/OUT
                                                                      r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  ref_d_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=16, unplaced)        0.980     1.527    ref_d_IBUF[0]
                                                                      r  res_hit_i_72/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.565 r  res_hit_i_72/O
                         net (fo=1, unplaced)         0.020     1.585    res_hit_i_72_n_0
                                                                      r  res_hit_reg_i_37/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     1.784 r  res_hit_reg_i_37/CO[7]
                         net (fo=1, unplaced)         0.005     1.789    res_hit_reg_i_37_n_0
                                                                      r  res_hit_reg_i_13/CI
                         CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.077     1.866 r  res_hit_reg_i_13/CO[5]
                         net (fo=8, unplaced)         0.169     2.035    com_res02_out
                                                                      r  res_idx[0]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.100     2.135 r  res_idx[0]_i_3/O
                         net (fo=1, unplaced)         0.197     2.332    res_idx[0]_i_3_n_0
                                                                      r  res_idx[0]_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.370 r  res_idx[0]_i_2/O
                         net (fo=1, unplaced)         0.197     2.567    res_idx[0]_i_2_n_0
                                                                      r  res_idx[0]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.605 r  res_idx[0]_i_1/O
                         net (fo=1, unplaced)         0.048     2.653    res_idx[0]_i_1_n_0
                         FDCE                                         r  res_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[0]/C

Slack:                    inf
  Source:                 ref_d[40]
                            (input port)
  Destination:            res_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 0.737ns (28.902%)  route 1.813ns (71.098%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=4)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ref_d[40] (IN)
                         net (fo=0)                   0.000     0.000    ref_d_IBUF[40]_inst/I
                                                                      f  ref_d_IBUF[40]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 f  ref_d_IBUF[40]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    ref_d_IBUF[40]_inst/OUT
                                                                      f  ref_d_IBUF[40]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 f  ref_d_IBUF[40]_inst/IBUFCTRL_INST/O
                         net (fo=8, unplaced)         0.964     1.511    ref_d_IBUF[40]
                                                                      f  res_hit_i_64/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.549 r  res_hit_i_64/O
                         net (fo=1, unplaced)         0.197     1.746    res_hit_i_64_n_0
                                                                      r  res_hit_i_35/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.784 r  res_hit_i_35/O
                         net (fo=1, unplaced)         0.197     1.981    res_hit_i_35_n_0
                                                                      r  res_hit_i_12/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     2.019 r  res_hit_i_12/O
                         net (fo=1, unplaced)         0.197     2.216    res_hit_i_12_n_0
                                                                      r  res_hit_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.254 r  res_hit_i_2/O
                         net (fo=4, unplaced)         0.210     2.464    res_hit_i_2_n_0
                                                                      r  res_idx[2]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.502 r  res_idx[2]_i_1/O
                         net (fo=1, unplaced)         0.048     2.550    res_idx[2]_i_1_n_0
                         FDCE                                         r  res_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            res_hit_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.585ns (33.699%)  route 1.151ns (66.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.936     1.483    rst_n_IBUF
                                                                      r  res_val_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.521 f  res_val_i_1/O
                         net (fo=5, unplaced)         0.215     1.736    res_val_i_1_n_0
                         FDCE                                         f  res_hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_hit_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            res_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.585ns (33.699%)  route 1.151ns (66.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.936     1.483    rst_n_IBUF
                                                                      r  res_val_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.521 f  res_val_i_1/O
                         net (fo=5, unplaced)         0.215     1.736    res_val_i_1_n_0
                         FDCE                                         f  res_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            res_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.585ns (33.699%)  route 1.151ns (66.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.936     1.483    rst_n_IBUF
                                                                      r  res_val_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.521 f  res_val_i_1/O
                         net (fo=5, unplaced)         0.215     1.736    res_val_i_1_n_0
                         FDCE                                         f  res_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            res_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.585ns (33.699%)  route 1.151ns (66.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.936     1.483    rst_n_IBUF
                                                                      r  res_val_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.521 f  res_val_i_1/O
                         net (fo=5, unplaced)         0.215     1.736    res_val_i_1_n_0
                         FDCE                                         f  res_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_idx_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            res_val_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 0.585ns (33.699%)  route 1.151ns (66.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      r  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    rst_n_IBUF_inst/OUT
                                                                      r  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.936     1.483    rst_n_IBUF
                                                                      r  res_val_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.038     1.521 f  res_val_i_1/O
                         net (fo=5, unplaced)         0.215     1.736    res_val_i_1_n_0
                         FDCE                                         f  res_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_val_reg/C

Slack:                    inf
  Source:                 d_val
                            (input port)
  Destination:            res_hit_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.547ns (34.018%)  route 1.061ns (65.982%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d_val (IN)
                         net (fo=0)                   0.000     0.000    d_val_IBUF_inst/I
                                                                      r  d_val_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.547     0.547 r  d_val_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.547    d_val_IBUF_inst/OUT
                                                                      r  d_val_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.547 r  d_val_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         1.061     1.608    d_val_IBUF
                         FDCE                                         r  res_hit_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.297     0.297 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.297    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.297 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.544    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, unplaced)         2.439     3.007    clk_IBUF_BUFG
                         FDCE                                         r  res_hit_reg/C





