

================================================================
== Vivado HLS Report for 'envelope'
================================================================
* Date:           Mon Apr 29 21:42:46 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Envelope_RTL
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|   45|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     808|     970|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|    3937|    5954|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     388|
|Register         |        -|      -|     999|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|    5744|    7312|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |envelope_CTRL_BUS_s_axi_U  |envelope_CTRL_BUS_s_axi  |        0|      0|  220|  360|
    |envelope_fadd_32nbkb_U1    |envelope_fadd_32nbkb     |        0|      2|  205|  390|
    |envelope_fcmp_32nfYi_U9    |envelope_fcmp_32nfYi     |        0|      0|   66|  239|
    |envelope_fdiv_32ndEe_U3    |envelope_fdiv_32ndEe     |        0|      0|  761|  994|
    |envelope_fdiv_32ndEe_U4    |envelope_fdiv_32ndEe     |        0|      0|  761|  994|
    |envelope_fdiv_32ndEe_U5    |envelope_fdiv_32ndEe     |        0|      0|  761|  994|
    |envelope_fmul_32ncud_U2    |envelope_fmul_32ncud     |        0|      3|  143|  321|
    |envelope_sitofp_3eOg_U6    |envelope_sitofp_3eOg     |        0|      0|  340|  554|
    |envelope_sitofp_3eOg_U7    |envelope_sitofp_3eOg     |        0|      0|  340|  554|
    |envelope_sitofp_3eOg_U8    |envelope_sitofp_3eOg     |        0|      0|  340|  554|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        0|      5| 3937| 5954|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_10_fu_351_p2                |     +    |      0|  101|  37|           1|          32|
    |tmp_11_fu_369_p2                |     +    |      0|  101|  37|           1|          32|
    |tmp_12_fu_375_p2                |     +    |      0|  101|  37|           1|          32|
    |tmp_29_fu_541_p2                |     +    |      0|  101|  37|          32|           1|
    |tmp_18_fu_441_p2                |     -    |      0|  101|  37|          32|          32|
    |tmp_24_fu_449_p2                |     -    |      0|  101|  37|          32|          32|
    |tmp_3_fu_246_p2                 |     -    |      0|  101|  37|          32|          32|
    |tmp_6_fu_250_p2                 |     -    |      0|  101|  37|          32|          32|
    |sel_tmp2_fu_458_p2              |    and   |      0|    0|   2|           1|           1|
    |sel_tmp3_fu_520_p2              |    and   |      0|    0|   2|           1|           1|
    |sel_tmp5_fu_532_p2              |    and   |      0|    0|   2|           1|           1|
    |sel_tmp8_fu_508_p2              |    and   |      0|    0|   2|           1|           1|
    |tmp1_fu_502_p2                  |    and   |      0|    0|   2|           1|           1|
    |tmp_31_fu_327_p2                |    and   |      0|    0|   2|           1|           1|
    |wave_in_V_0_load_A              |    and   |      0|    0|   2|           1|           1|
    |wave_in_V_0_load_B              |    and   |      0|    0|   2|           1|           1|
    |wave_out_V_1_load_A             |    and   |      0|    0|   2|           1|           1|
    |wave_out_V_1_load_B             |    and   |      0|    0|   2|           1|           1|
    |notlhs_fu_309_p2                |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_315_p2                |   icmp   |      0|    0|  13|          23|           1|
    |releaseTime_flag_1_s_fu_240_p2  |   icmp   |      0|    0|  16|          32|           1|
    |tmp_14_fu_276_p2                |   icmp   |      0|    0|  16|          32|          32|
    |tmp_17_fu_432_p2                |   icmp   |      0|    0|  16|          32|          32|
    |tmp_22_fu_445_p2                |   icmp   |      0|    0|  16|          32|          32|
    |tmp_23_fu_436_p2                |   icmp   |      0|    0|  16|          32|          32|
    |tmp_9_fu_184_p2                 |   icmp   |      0|    0|  16|          32|           1|
    |tmp_s_fu_190_p2                 |   icmp   |      0|    0|  16|          32|           1|
    |wave_in_V_0_state_cmp_full      |   icmp   |      0|    0|   1|           2|           1|
    |wave_out_V_1_state_cmp_full     |   icmp   |      0|    0|   1|           2|           1|
    |not_sel_tmp7_fu_479_p2          |    or    |      0|    0|   2|           1|           1|
    |not_sel_tmp_fu_496_p2           |    or    |      0|    0|   2|           1|           1|
    |or_cond1_fu_556_p2              |    or    |      0|    0|   2|           1|           1|
    |or_cond2_fu_560_p2              |    or    |      0|    0|   2|           1|           1|
    |or_cond_4_fu_339_p2             |    or    |      0|    0|   2|           1|           1|
    |or_cond_fu_552_p2               |    or    |      0|    0|   2|           1|           1|
    |sel_tmp13_demorgan_fu_485_p2    |    or    |      0|    0|   2|           1|           1|
    |sel_tmp6_demorgan_fu_469_p2     |    or    |      0|    0|   2|           1|           1|
    |tmp_13_fu_259_p2                |    or    |      0|    0|   2|           1|           1|
    |tmp_28_fu_321_p2                |    or    |      0|    0|   2|           1|           1|
    |tmp_34_fu_216_p2                |    or    |      0|    0|   2|           1|           1|
    |wait_flag_1_fu_537_p2           |    or    |      0|    0|   2|           1|           1|
    |releaseTime_load_rel_fu_356_p3  |  select  |      0|    0|  32|           1|          32|
    |releaseTime_loc_1_fu_387_p3     |  select  |      0|    0|  32|           1|          32|
    |releaseTime_loc_1_re_fu_407_p3  |  select  |      0|    0|  32|           1|          32|
    |releaseTime_new_1_fu_381_p3     |  select  |      0|    0|  32|           1|          32|
    |releaseTime_new_1_re_fu_401_p3  |  select  |      0|    0|  32|           1|          32|
    |resultAmplitude_5_fu_572_p3     |  select  |      0|    0|  32|           1|          32|
    |resultAmplitude_6_fu_579_p3     |  select  |      0|    0|  32|           1|          32|
    |resultAmplitude_7_fu_586_p3     |  select  |      0|    0|  32|           1|          32|
    |resultAmplitude_fu_593_p3       |  select  |      0|    0|  32|           1|          32|
    |sustainAmplitude_ass_fu_332_p3  |  select  |      0|    0|  32|           1|          30|
    |sustainTime_load_tmp_fu_362_p3  |  select  |      0|    0|  32|           1|          32|
    |sustainTime_new_1_fu_394_p3     |  select  |      0|    0|  32|           1|          32|
    |sustainTime_new_1_tm_fu_413_p3  |  select  |      0|    0|  32|           1|          32|
    |time_load_s_fu_268_p3           |  select  |      0|    0|  32|           1|          32|
    |not_or_cond_fu_566_p2           |    xor   |      0|    0|   2|           1|           2|
    |not_tmp_1_fu_453_p2             |    xor   |      0|    0|   2|           1|           2|
    |not_tmp_s_fu_206_p2             |    xor   |      0|    0|   2|           1|           2|
    |sel_tmp1_fu_514_p2              |    xor   |      0|    0|   2|           1|           2|
    |sel_tmp4_fu_526_p2              |    xor   |      0|    0|   2|           1|           2|
    |sel_tmp_fu_463_p2               |    xor   |      0|    0|   2|           1|           1|
    |tmp_22_not_fu_473_p2            |    xor   |      0|    0|   2|           1|           2|
    |tmp_23_not_fu_491_p2            |    xor   |      0|    0|   2|           1|           2|
    |tmp_32_fu_254_p2                |    xor   |      0|    0|   2|           1|           2|
    |tmp_5_neg_fu_284_p2             |    xor   |      0|    0|  33|          32|          33|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  808| 970|         499|         879|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  205|         47|    1|         47|
    |grp_fu_125_p0           |   15|          3|   32|         96|
    |grp_fu_125_p1           |   21|          4|   32|        128|
    |grp_fu_131_p0           |   27|          5|   32|        160|
    |grp_fu_131_p1           |   27|          5|   32|        160|
    |grp_fu_148_p0           |   27|          5|   32|        160|
    |wave_in_V_0_data_out    |    9|          2|   32|         64|
    |wave_in_V_0_state       |   15|          3|    2|          6|
    |wave_in_V_TDATA_blk_n   |    9|          2|    1|          2|
    |wave_out_V_1_data_out   |    9|          2|   32|         64|
    |wave_out_V_1_state      |   15|          3|    2|          6|
    |wave_out_V_TDATA_blk_n  |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  388|         83|  231|        895|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  46|   0|   46|          0|
    |attackDuration_read_reg_630   |  32|   0|   32|          0|
    |attackSlope_reg_739           |  32|   0|   32|          0|
    |decayDuration_read_reg_622    |  32|   0|   32|          0|
    |decaySlope_reg_744            |  32|   0|   32|          0|
    |lastpress                     |  32|   0|   32|          0|
    |not_or_cond_reg_809           |   1|   0|    1|          0|
    |not_tmp_s_reg_656             |   1|   0|    1|          0|
    |or_cond_4_reg_733             |   1|   0|    1|          0|
    |reg_162                       |  32|   0|   32|          0|
    |reg_168                       |  32|   0|   32|          0|
    |reg_174                       |  32|   0|   32|          0|
    |releaseDuration_read_reg_605  |  32|   0|   32|          0|
    |releaseSlope_reg_749          |  32|   0|   32|          0|
    |releaseTime                   |  32|   0|   32|          0|
    |releaseTime_flag_1_s_reg_662  |   1|   0|    1|          0|
    |resultAmplitude_7_reg_814     |  32|   0|   32|          0|
    |sel_tmp2_reg_782              |   1|   0|    1|          0|
    |sel_tmp3_reg_793              |   1|   0|    1|          0|
    |sel_tmp5_reg_799              |   1|   0|    1|          0|
    |sel_tmp8_reg_788              |   1|   0|    1|          0|
    |sustainAmplitude_ass_reg_727  |  32|   0|   32|          0|
    |sustainAmplitude_rea_reg_614  |  32|   0|   32|          0|
    |sustainTime                   |  32|   0|   32|          0|
    |sustainTime_new_1_tm_reg_754  |  32|   0|   32|          0|
    |time_load_s_reg_688           |  32|   0|   32|          0|
    |time_r                        |  32|   0|   32|          0|
    |tmp_13_reg_681                |   1|   0|    1|          0|
    |tmp_14_reg_699                |   1|   0|    1|          0|
    |tmp_17_reg_760                |   1|   0|    1|          0|
    |tmp_18_reg_772                |  32|   0|   32|          0|
    |tmp_23_reg_766                |   1|   0|    1|          0|
    |tmp_24_reg_777                |  32|   0|   32|          0|
    |tmp_30_reg_717                |   1|   0|    1|          0|
    |tmp_38_reg_676                |  32|   0|   32|          0|
    |tmp_3_reg_666                 |  32|   0|   32|          0|
    |tmp_4_reg_707                 |  32|   0|   32|          0|
    |tmp_6_reg_671                 |  32|   0|   32|          0|
    |tmp_7_reg_712                 |  32|   0|   32|          0|
    |tmp_9_reg_638                 |   1|   0|    1|          0|
    |tmp_s_reg_643                 |   1|   0|    1|          0|
    |wait_flag_1_reg_805           |   1|   0|    1|          0|
    |wait_r                        |   1|   0|    1|          0|
    |wave_in_V_0_payload_A         |  32|   0|   32|          0|
    |wave_in_V_0_payload_B         |  32|   0|   32|          0|
    |wave_in_V_0_sel_rd            |   1|   0|    1|          0|
    |wave_in_V_0_sel_wr            |   1|   0|    1|          0|
    |wave_in_V_0_state             |   2|   0|    2|          0|
    |wave_out_V_1_payload_A        |  32|   0|   32|          0|
    |wave_out_V_1_payload_B        |  32|   0|   32|          0|
    |wave_out_V_1_sel_rd           |   1|   0|    1|          0|
    |wave_out_V_1_sel_wr           |   1|   0|    1|          0|
    |wave_out_V_1_state            |   2|   0|    2|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 999|   0|  999|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |   envelope   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |   envelope   | return value |
|wave_in_V_TDATA         |  in |   32|     axis     |   wave_in_V  |    pointer   |
|wave_in_V_TVALID        |  in |    1|     axis     |   wave_in_V  |    pointer   |
|wave_in_V_TREADY        | out |    1|     axis     |   wave_in_V  |    pointer   |
|wave_out_V_TDATA        | out |   32|     axis     |  wave_out_V  |    pointer   |
|wave_out_V_TVALID       | out |    1|     axis     |  wave_out_V  |    pointer   |
|wave_out_V_TREADY       |  in |    1|     axis     |  wave_out_V  |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

