
STM32U585_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ee0  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002118  08002118  00003118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002180  08002180  00003180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08002184  08002184  00003184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000064  20000000  08002188  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000017c  20000064  080021ec  00004064  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001e0  080021ec  000041e0  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00004064  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000102d  00000000  00000000  0000409a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 000000cf  00000000  00000000  000050c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   000007cf  00000000  00000000  00005196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000002fc  00000000  00000000  00005965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000140  00000000  00000000  00005c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000e2439  00000000  00000000  00005da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006f  00000000  00000000  000e81e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d44  00000000  00000000  000e8250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0010ef94  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000a54  00000000  00000000  0010efd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000064 	.word	0x20000064
 8000254:	00000000 	.word	0x00000000
 8000258:	08002100 	.word	0x08002100

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000068 	.word	0x20000068
 8000274:	08002100 	.word	0x08002100

08000278 <GPIOE_MODER_Set_Alt_Function>:
#PE15-SPI1_MOSI	PE15

GPIOE_MODER_Set_Alt_Function:
	//PE11 PE12, PE13, PE14, PE15
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOE_BASE_ADDR
 8000278:	49b5      	ldr	r1, [pc, #724]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_MODER_OFFSET
 800027a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 800027e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000280:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000282:	2203      	movs	r2, #3
	LSLS	R3, R2, #24	//PE12
 8000284:	0613      	lsls	r3, r2, #24
	MVNS	R3,	R3
 8000286:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000288:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 800028a:	2202      	movs	r2, #2
	LSLS	R3, R2, #24
 800028c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800028e:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 8000290:	2203      	movs	r2, #3
	LSLS	R3, R2, #26	//PE13
 8000292:	0693      	lsls	r3, r2, #26
	MVNS	R3,	R3
 8000294:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000296:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 8000298:	2202      	movs	r2, #2
	LSLS	R3, R2, #26
 800029a:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 800029c:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 800029e:	2203      	movs	r2, #3
	LSLS	R3, R2, #28	//PE14
 80002a0:	0713      	lsls	r3, r2, #28
	MVNS	R3,	R3
 80002a2:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002a4:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28
 80002a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80002aa:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 80002ac:	2203      	movs	r2, #3
	LSLS	R3, R2, #30	//PE15
 80002ae:	0793      	lsls	r3, r2, #30
	MVNS	R3,	R3
 80002b0:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002b2:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002b4:	2202      	movs	r2, #2
	LSLS	R3, R2, #30
 80002b6:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80002b8:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80002ba:	6008      	str	r0, [r1, #0]
	BX LR
 80002bc:	4770      	bx	lr

080002be <GPIOE_AFRH_Set_Alt_Function>:
#PE14-SPI1_MISO
#PE15-SPI1_MOSI

GPIOE_AFRH_Set_Alt_Function:
	//0101: AF5 16,20,24,28
	LDR		R1, =GPIOE_BASE_ADDR
 80002be:	49a4      	ldr	r1, [pc, #656]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 80002c0:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80002c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80002c6:	6808      	ldr	r0, [r1, #0]
	#16
	MOVS	R2, 0xF
 80002c8:	220f      	movs	r2, #15
	LSLS	R2, #16
 80002ca:	0412      	lsls	r2, r2, #16
	MVNS	R2,	R2
 80002cc:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ce:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002d0:	2205      	movs	r2, #5
	LSLS	R2, #16
 80002d2:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80002d4:	4310      	orrs	r0, r2
	#20
	MOVS	R2, 0xF
 80002d6:	220f      	movs	r2, #15
	LSLS	R2, #20
 80002d8:	0512      	lsls	r2, r2, #20
	MVNS	R2,	R2
 80002da:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002dc:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002de:	2205      	movs	r2, #5
	LSLS	R2, #20
 80002e0:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80002e2:	4310      	orrs	r0, r2
	#24
	MOVS	R2, 0xF
 80002e4:	220f      	movs	r2, #15
	LSLS	R2, #24
 80002e6:	0612      	lsls	r2, r2, #24
	MVNS	R2,	R2
 80002e8:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ea:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002ec:	2205      	movs	r2, #5
	LSLS	R2, #24
 80002ee:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80002f0:	4310      	orrs	r0, r2
	#28
	MOVS	R2, 0xF
 80002f2:	220f      	movs	r2, #15
	LSLS	R2, #28
 80002f4:	0712      	lsls	r2, r2, #28
	MVNS	R2,	R2
 80002f6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002f8:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002fa:	2205      	movs	r2, #5
	LSLS	R2, #28
 80002fc:	0712      	lsls	r2, r2, #28
	ORRS	R0, R2
 80002fe:	4310      	orrs	r0, r2
	STR		R0,	[R1]
 8000300:	6008      	str	r0, [r1, #0]
	BX LR
 8000302:	4770      	bx	lr

08000304 <GPIOE_OSPEEDR_Set>:

GPIOE_OSPEEDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000304:	4992      	ldr	r1, [pc, #584]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 8000306:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 800030a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800030c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 800030e:	2203      	movs	r2, #3
	LSLS	R3, R2, #24
 8000310:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000312:	4318      	orrs	r0, r3
	LSLS	R3, R2, #26
 8000314:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000316:	4318      	orrs	r0, r3
	LSLS	R3, R2, #28
 8000318:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 800031a:	4318      	orrs	r0, r3
	LSLS	R3, R2, #30
 800031c:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 800031e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000320:	6008      	str	r0, [r1, #0]
	BX LR
 8000322:	4770      	bx	lr

08000324 <GPIOE_PUPDR_Set>:
#PE15-SPI1_MOSI
//00: No pull-up, pull-down
//01: Pull-up
//10: Pull-down
GPIOE_PUPDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000324:	498a      	ldr	r1, [pc, #552]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000326:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800032a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800032c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2 //10: Pull-down
 800032e:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000330:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000332:	4318      	orrs	r0, r3
	MOVS	R2, 0x3 //00: Pull-down
 8000334:	2203      	movs	r2, #3
	LSLS	R3, R2, #26 //SCK
 8000336:	0693      	lsls	r3, r2, #26
	MVNS	R3, R3
 8000338:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800033a:	4018      	ands	r0, r3
	LSLS	R3, R2, #28 //MISO
 800033c:	0713      	lsls	r3, r2, #28
	MVNS	R3, R3
 800033e:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000340:	4018      	ands	r0, r3
	LSLS	R3, R2, #30 //MOSI
 8000342:	0793      	lsls	r3, r2, #30
	MVNS	R3, R3
 8000344:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000346:	4018      	ands	r0, r3
	STR		R0,	[R1]
 8000348:	6008      	str	r0, [r1, #0]
	BX LR
 800034a:	4770      	bx	lr

0800034c <GPIOE_PUPDR_NSS_DOWN>:

GPIOE_PUPDR_NSS_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800034c:	4980      	ldr	r1, [pc, #512]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800034e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000352:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000354:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000356:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000358:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800035a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800035c:	6008      	str	r0, [r1, #0]
	BX LR
 800035e:	4770      	bx	lr

08000360 <GPIOE_PUPDR_NSS_UP>:

GPIOE_PUPDR_NSS_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000360:	497b      	ldr	r1, [pc, #492]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000362:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000366:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000368:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800036a:	2201      	movs	r2, #1
	LSLS	R3, R2, #24 //NSS
 800036c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800036e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000370:	6008      	str	r0, [r1, #0]
	BX LR
 8000372:	4770      	bx	lr

08000374 <GPIOE_PUPDR_SCK_DOWN>:

GPIOE_PUPDR_SCK_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000374:	4976      	ldr	r1, [pc, #472]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000376:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800037a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800037c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800037e:	2202      	movs	r2, #2
	LSLS	R3, R2, #26 //SCK
 8000380:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000382:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000384:	6008      	str	r0, [r1, #0]
	BX LR
 8000386:	4770      	bx	lr

08000388 <GPIOE_PUPDR_SCK_UP>:

GPIOE_PUPDR_SCK_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000388:	4971      	ldr	r1, [pc, #452]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800038a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800038e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000390:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000392:	2201      	movs	r2, #1
	LSLS	R3, R2, #26 //SCK
 8000394:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000396:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000398:	6008      	str	r0, [r1, #0]
	BX LR
 800039a:	4770      	bx	lr

0800039c <GPIOE_PUPDR_MISO_DOWN>:

GPIOE_PUPDR_MISO_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 800039c:	496c      	ldr	r1, [pc, #432]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800039e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003a2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003a4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28 //MISO
 80003a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003aa:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003ac:	6008      	str	r0, [r1, #0]
	BX LR
 80003ae:	4770      	bx	lr

080003b0 <GPIOE_PUPDR_MISO_UP>:

GPIOE_PUPDR_MISO_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003b0:	4967      	ldr	r1, [pc, #412]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003b2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003b6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003b8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003ba:	2201      	movs	r2, #1
	LSLS	R3, R2, #28 //MISO
 80003bc:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003be:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003c0:	6008      	str	r0, [r1, #0]
	BX LR
 80003c2:	4770      	bx	lr

080003c4 <GPIOE_PUPDR_MOSI_DOWN>:

GPIOE_PUPDR_MOSI_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 80003c4:	4962      	ldr	r1, [pc, #392]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003c6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003ca:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003cc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003ce:	2202      	movs	r2, #2
	LSLS	R3, R2, #30 //MOSI
 80003d0:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003d2:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003d4:	6008      	str	r0, [r1, #0]
	BX LR
 80003d6:	4770      	bx	lr

080003d8 <GPIOE_PUPDR_MOSI_UP>:

GPIOE_PUPDR_MOSI_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003d8:	495d      	ldr	r1, [pc, #372]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003da:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003de:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003e0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003e2:	2201      	movs	r2, #1
	LSLS	R3, R2, #30 //MOSI
 80003e4:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003e6:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003e8:	6008      	str	r0, [r1, #0]
	BX LR
 80003ea:	4770      	bx	lr

080003ec <GPIOC_MODER_Input>:

// GPIO C PORT
// PC1-SPI1_RDY  PC1
GPIOC_MODER_Input:
	//00: Input mode
	LDR		R1, =GPIOC_BASE_ADDR
 80003ec:	4959      	ldr	r1, [pc, #356]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_MODER_OFFSET
 80003ee:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 80003f2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003f4:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, 0x3
 80003f6:	2303      	movs	r3, #3
	LSLS	R3, #2
 80003f8:	009b      	lsls	r3, r3, #2
	MVNS	R3, R3
 80003fa:	43db      	mvns	r3, r3
	ANDS 	R0, R3  	//clear bits
 80003fc:	4018      	ands	r0, r3
	STR		R0, [R1]
 80003fe:	6008      	str	r0, [r1, #0]
	BX LR
 8000400:	4770      	bx	lr

08000402 <GPIOC_PUPDR_NUND>:

GPIOC_PUPDR_NUND:
//00: No pull-up, pull-down
	LDR		R1, =GPIOC_BASE_ADDR
 8000402:	4954      	ldr	r1, [pc, #336]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000404:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000408:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800040a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800040c:	2203      	movs	r2, #3
	LSLS	R3, R2, #2
 800040e:	0093      	lsls	r3, r2, #2
	MVNS	R3, R3
 8000410:	43db      	mvns	r3, r3
	ANDS	R0, R3  //claer bits
 8000412:	4018      	ands	r0, r3
	STR		R0,	[R1]
 8000414:	6008      	str	r0, [r1, #0]
	BX LR
 8000416:	4770      	bx	lr

08000418 <GPIOC_PUPDR_RDY_UP>:

GPIOC_PUPDR_RDY_UP:
	LDR		R1, =GPIOC_BASE_ADDR
 8000418:	494e      	ldr	r1, [pc, #312]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800041a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800041e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000420:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000422:	2201      	movs	r2, #1
	LSLS	R3, R2, #2
 8000424:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 8000426:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000428:	6008      	str	r0, [r1, #0]
	BX LR
 800042a:	4770      	bx	lr

0800042c <GPIOC_PUPDR_RDY_DOWN>:

GPIOC_PUPDR_RDY_DOWN:
	LDR		R1, =GPIOC_BASE_ADDR
 800042c:	4949      	ldr	r1, [pc, #292]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800042e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000432:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000434:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000436:	2202      	movs	r2, #2
	LSLS	R3, R2, #2
 8000438:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 800043a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800043c:	6008      	str	r0, [r1, #0]
	BX LR
 800043e:	4770      	bx	lr

08000440 <GPIOC_IDR_RDY_GET>:

GPIOC_IDR_RDY_GET:
	LDR R1, =GPIOC_BASE_ADDR
 8000440:	4944      	ldr	r1, [pc, #272]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR R2, =GPIOx_IDR_OFFSET
 8000442:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000446:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000448:	6808      	ldr	r0, [r1, #0]
	BX LR
 800044a:	4770      	bx	lr

0800044c <GPIOC_LCKR_PIN1_LCKK_1>:

GPIOC_LCKR_PIN1_LCKK_1:
	LDR		R1, =GPIOC_BASE_ADDR
 800044c:	4941      	ldr	r1, [pc, #260]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_LCKR_OFFSET
 800044e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1,	R2
 8000452:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000454:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000456:	2201      	movs	r2, #1
	LSLS	R3, R2, #1
 8000458:	0053      	lsls	r3, r2, #1
	ORRS	R0, R3
 800045a:	4318      	orrs	r0, r3
	LSLS	R3, R2, #16
 800045c:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 800045e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000460:	6008      	str	r0, [r1, #0]
	BX LR
 8000462:	4770      	bx	lr

08000464 <GPIOC_LCKR_PIN1_LCKK_0>:

GPIOC_LCKR_PIN1_LCKK_0:
	LDR		R1, =GPIOC_BASE_ADDR
 8000464:	493b      	ldr	r1, [pc, #236]	@ (8000554 <GPIOD_IDR_DIO_GET+0x12>)
	LDR		R2, =GPIOx_LCKR_OFFSET
 8000466:	f04f 021c 	mov.w	r2, #28
	ADDS	R1,	R2
 800046a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800046c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800046e:	2201      	movs	r2, #1
	LSLS	R3, R2, #1
 8000470:	0053      	lsls	r3, r2, #1
	ORRS	R0, R3
 8000472:	4318      	orrs	r0, r3
	LSLS	R3, R2, #16
 8000474:	0413      	lsls	r3, r2, #16
	MVNS	R3, R3
 8000476:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000478:	4018      	ands	r0, r3
	STR		R0,	[R1]
 800047a:	6008      	str	r0, [r1, #0]
	BX LR
 800047c:	4770      	bx	lr

0800047e <GPIOA_MODER_Set_Alt_Function>:
// GPIO A PORT

GPIOA_MODER_Set_Alt_Function:
	// Pin PA8 for MCO clock interrupt
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOA_BASE_ADDR
 800047e:	4936      	ldr	r1, [pc, #216]	@ (8000558 <GPIOD_IDR_DIO_GET+0x16>)
	LDR		R2, =GPIOx_MODER_OFFSET
 8000480:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 8000484:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000486:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000488:	2203      	movs	r2, #3
	LSLS	R3, R2, #16 //PA8
 800048a:	0413      	lsls	r3, r2, #16
	MVNS	R3,	R3
 800048c:	43db      	mvns	r3, r3
	ANDS	R0, R3	//clear bits
 800048e:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 8000490:	2202      	movs	r2, #2
	LSLS	R3, R2, #16
 8000492:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 8000494:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000496:	6008      	str	r0, [r1, #0]
	BX LR
 8000498:	4770      	bx	lr

0800049a <GPIOA_AFRH_Set_Alt_Function>:

***********************************************/
GPIOA_AFRH_Set_Alt_Function:
	//AF0 (MCO): PA8
	//0000: AF0
	LDR		R1, =GPIOA_BASE_ADDR
 800049a:	492f      	ldr	r1, [pc, #188]	@ (8000558 <GPIOD_IDR_DIO_GET+0x16>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 800049c:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80004a0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004a2:	6808      	ldr	r0, [r1, #0]
	#PA8
	MOVS	R2, 0xF
 80004a4:	220f      	movs	r2, #15
	MVNS	R2,	R2
 80004a6:	43d2      	mvns	r2, r2
	ANDS	R0, R2  //clear bits
 80004a8:	4010      	ands	r0, r2
	STR		R0,	[R1]
 80004aa:	6008      	str	r0, [r1, #0]
	BX LR
 80004ac:	4770      	bx	lr

080004ae <GPIOA_OSPEEDR_Set>:

GPIOA_OSPEEDR_Set:
	LDR		R1, =GPIOA_BASE_ADDR
 80004ae:	492a      	ldr	r1, [pc, #168]	@ (8000558 <GPIOD_IDR_DIO_GET+0x16>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 80004b0:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 80004b4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004b6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 80004b8:	2203      	movs	r2, #3
	LSLS	R3, R2, #16
 80004ba:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 80004bc:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80004be:	6008      	str	r0, [r1, #0]
	BX LR
 80004c0:	4770      	bx	lr

080004c2 <GPIOE_MODER_BUSY_INPUT>:
***********************************************/



GPIOE_MODER_BUSY_INPUT: //PE7
	LDR 	R1, =GPIOE_BASE_ADDR
 80004c2:	4923      	ldr	r1, [pc, #140]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR 	R2, =GPIOx_MODER_OFFSET
 80004c4:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 80004c8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004ca:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004cc:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004ce:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004d0:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80004d2:	4010      	ands	r0, r2
	STR		R0, [R1]
 80004d4:	6008      	str	r0, [r1, #0]
	BX LR
 80004d6:	4770      	bx	lr

080004d8 <GPIOE_PURDR_BUSY_NPUPD>:


GPIOE_PURDR_BUSY_NPUPD: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 80004d8:	491d      	ldr	r1, [pc, #116]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 80004da:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80004de:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004e0:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004e2:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004e4:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004e6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80004e8:	4010      	ands	r0, r2
	STR		R0, [R1]
 80004ea:	6008      	str	r0, [r1, #0]
	BX LR
 80004ec:	4770      	bx	lr

080004ee <GPIOE_PURDR_BUSY_UP>:

GPIOE_PURDR_BUSY_UP: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 80004ee:	4918      	ldr	r1, [pc, #96]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 80004f0:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80004f4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004f6:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 80004f8:	2203      	movs	r2, #3
	LSLS	R2, #14
 80004fa:	0392      	lsls	r2, r2, #14
	MVNS	R2, R2
 80004fc:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80004fe:	4010      	ands	r0, r2
	MOVS 	R2, 0x1
 8000500:	2201      	movs	r2, #1
	LSLS	R2, #14
 8000502:	0392      	lsls	r2, r2, #14
	ORRS	R0, R2
 8000504:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000506:	6008      	str	r0, [r1, #0]
	BX LR
 8000508:	4770      	bx	lr

0800050a <GPIOE_IDR_BUSY_GET>:

GPIOE_IDR_BUSY_GET: //PE7
	LDR R1, =GPIOE_BASE_ADDR
 800050a:	4911      	ldr	r1, [pc, #68]	@ (8000550 <GPIOD_IDR_DIO_GET+0xe>)
	LDR R2, =GPIOx_IDR_OFFSET
 800050c:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000510:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000512:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000514:	4770      	bx	lr

08000516 <GPIOD_MODER_DIO_INPUT>:

GPIOD_MODER_DIO_INPUT: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 8000516:	4911      	ldr	r1, [pc, #68]	@ (800055c <GPIOD_IDR_DIO_GET+0x1a>)
	LDR R2, =GPIOx_MODER_OFFSET
 8000518:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 800051c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800051e:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 8000520:	2203      	movs	r2, #3
	LSLS	R2, #30
 8000522:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000524:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000526:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000528:	6008      	str	r0, [r1, #0]
	BX LR
 800052a:	4770      	bx	lr

0800052c <GPIOD_PUPDR_DIO_NPUPD>:

GPIOD_PUPDR_DIO_NPUPD: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 800052c:	490b      	ldr	r1, [pc, #44]	@ (800055c <GPIOD_IDR_DIO_GET+0x1a>)
	LDR R2, =GPIOx_PUPDR_OFFSET
 800052e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000532:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000534:	6808      	ldr	r0, [r1, #0]
	MOVS 	R2, 0x3
 8000536:	2203      	movs	r2, #3
	LSLS	R2, #30
 8000538:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 800053a:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 800053c:	4010      	ands	r0, r2
	STR		R0, [R1]
 800053e:	6008      	str	r0, [r1, #0]
	BX LR
 8000540:	4770      	bx	lr

08000542 <GPIOD_IDR_DIO_GET>:

GPIOD_IDR_DIO_GET: //PD15
	LDR R1, =GPIOD_BASE_ADDR
 8000542:	4906      	ldr	r1, [pc, #24]	@ (800055c <GPIOD_IDR_DIO_GET+0x1a>)
	LDR R2, =GPIOx_IDR_OFFSET
 8000544:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000548:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800054a:	6808      	ldr	r0, [r1, #0]
	BX LR
 800054c:	4770      	bx	lr
 800054e:	0000      	.short	0x0000
	LDR		R1, =GPIOE_BASE_ADDR
 8000550:	42021000 	.word	0x42021000
	LDR		R1, =GPIOC_BASE_ADDR
 8000554:	42020800 	.word	0x42020800
	LDR		R1, =GPIOA_BASE_ADDR
 8000558:	42020000 	.word	0x42020000
	LDR R1, =GPIOD_BASE_ADDR
 800055c:	42020c00 	.word	0x42020c00

08000560 <NVIC_TIM8_Enable_Interupt>:



//position 52 TIM8 update  0x00000110
NVIC_TIM8_Enable_Interupt:
	LDR		R1, =NVIC_TIM8
 8000560:	4906      	ldr	r1, [pc, #24]	@ (800057c <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 8000562:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000564:	2201      	movs	r2, #1
	LSLS	R2, NVIC_TIM8_PIN
 8000566:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 8000568:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800056a:	6008      	str	r0, [r1, #0]
	BX LR
 800056c:	4770      	bx	lr

0800056e <NVIC_SPI1_Enable_Interupt>:

NVIC_SPI1_Enable_Interupt:
	LDR		R1, =NVIC_SPI1
 800056e:	4903      	ldr	r1, [pc, #12]	@ (800057c <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 8000570:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000572:	2201      	movs	r2, #1
	LSLS	R2, NVIC_SPI1_PIN
 8000574:	06d2      	lsls	r2, r2, #27
	ORRS	R0, R2
 8000576:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000578:	6008      	str	r0, [r1, #0]
	BX LR
 800057a:	4770      	bx	lr
	LDR		R1, =NVIC_TIM8
 800057c:	e000e104 	.word	0xe000e104

08000580 <ASM_RCC_APB2ENR_TIM8EN_Set>:




ASM_RCC_APB2ENR_TIM8EN_Set:
	LDR		R1, =RCC_BASE_ADDR
 8000580:	49f0      	ldr	r1, [pc, #960]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 8000582:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 8000586:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000588:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 800058a:	2201      	movs	r2, #1
	LSLS	R2, #13
 800058c:	0352      	lsls	r2, r2, #13
	ORRS	R0, R2
 800058e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000590:	6008      	str	r0, [r1, #0]
	BX LR
 8000592:	4770      	bx	lr

08000594 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>:

ASM_RCC_AHB2ENR1_GPIOEEN_Set:
	//enable clock on GPIOE
	LDR		R1, =RCC_BASE_ADDR
 8000594:	49eb      	ldr	r1, [pc, #940]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000596:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 800059a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800059c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800059e:	2201      	movs	r2, #1
	LSLS	R2, #4 //Bit 4 GPIOEEN: I/O port E clock enable
 80005a0:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 80005a2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005a4:	6008      	str	r0, [r1, #0]
	BX LR
 80005a6:	4770      	bx	lr

080005a8 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>:

ASM_RCC_AHB2ENR1_GPIOAEN_Set:
	//enable clock on GPIOH
	LDR		R1, =RCC_BASE_ADDR
 80005a8:	49e6      	ldr	r1, [pc, #920]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80005aa:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80005ae:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005b0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005b2:	2201      	movs	r2, #1
	//Bit 1 GPIOAEN: I/O port A clock enable
	ORRS	R0, R2
 80005b4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005b6:	6008      	str	r0, [r1, #0]
	BX LR
 80005b8:	4770      	bx	lr

080005ba <ASM_RCC_AHB2ENR1_GPIODEN_Set>:

ASM_RCC_AHB2ENR1_GPIODEN_Set:
	//enable clock on GPIOD
	LDR		R1, =RCC_BASE_ADDR
 80005ba:	49e2      	ldr	r1, [pc, #904]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80005bc:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80005c0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005c4:	2201      	movs	r2, #1
	LSLS	R2, #3 //Bit 3 GPIODEN: I/O port D clock enable
 80005c6:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 80005c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005ca:	6008      	str	r0, [r1, #0]
	BX LR
 80005cc:	4770      	bx	lr

080005ce <ASM_RCC_AHB2ENR1_GPIOCEN_Set>:

ASM_RCC_AHB2ENR1_GPIOCEN_Set:
	//enable clock on GPIOC
	LDR		R1, =RCC_BASE_ADDR
 80005ce:	49dd      	ldr	r1, [pc, #884]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 80005d0:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 80005d4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005d6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005d8:	2201      	movs	r2, #1
	LSLS	R2, #2 //Bit 2 GPIOCEN: I/O port C clock enable
 80005da:	0092      	lsls	r2, r2, #2
	ORRS	R0, R2
 80005dc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005de:	6008      	str	r0, [r1, #0]
	BX LR
 80005e0:	4770      	bx	lr

080005e2 <ASM_RCC_APB2ENR_SPI1_Set>:


ASM_RCC_APB2ENR_SPI1_Set:
	//Bit 12 SPI1EN: SPI1 clock enable
	LDR		R1, =RCC_BASE_ADDR
 80005e2:	49d8      	ldr	r1, [pc, #864]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 80005e4:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 80005e8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005ea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80005ec:	2201      	movs	r2, #1
	LSLS	R2, #12
 80005ee:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 80005f0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005f2:	6008      	str	r0, [r1, #0]
	BX LR
 80005f4:	4770      	bx	lr

080005f6 <ASM_RCC_CCIPR1_SPI1SEL_MSIK>:
//11: MSIK selected
//Note: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or
//MSIK.

ASM_RCC_CCIPR1_SPI1SEL_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 80005f6:	49d3      	ldr	r1, [pc, #844]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 80005f8:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 80005fc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005fe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000600:	2203      	movs	r2, #3
	LSLS	R2, #20
 8000602:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 8000604:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000606:	4010      	ands	r0, r2
	MOVS	R2, 0x3
 8000608:	2203      	movs	r2, #3
	LSLS	R2, #20
 800060a:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 800060c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800060e:	6008      	str	r0, [r1, #0]
	BX LR
 8000610:	4770      	bx	lr

08000612 <ASM_RCC_CCIPR1_SPI1SEL_HSI16>:

ASM_RCC_CCIPR1_SPI1SEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000612:	49cc      	ldr	r1, [pc, #816]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000614:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 8000618:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800061a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800061c:	2203      	movs	r2, #3
	LSLS	R2, #20
 800061e:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 8000620:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000622:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000624:	2202      	movs	r2, #2
	LSLS	R2, #20
 8000626:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 8000628:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800062a:	6008      	str	r0, [r1, #0]
	BX LR
 800062c:	4770      	bx	lr

0800062e <ASM_RCC_CCIPR1_SPI1SEL_PCLK2>:

ASM_RCC_CCIPR1_SPI1SEL_PCLK2:
	LDR		R1, =RCC_BASE_ADDR
 800062e:	49c5      	ldr	r1, [pc, #788]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000630:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 8000634:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000636:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000638:	2203      	movs	r2, #3
	LSLS	R2, #20
 800063a:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 800063c:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800063e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000640:	6008      	str	r0, [r1, #0]
	BX LR
 8000642:	4770      	bx	lr

08000644 <ASM_RCC_CCIPR1_SPI1SEL_SYSCLK>:

ASM_RCC_CCIPR1_SPI1SEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000644:	49bf      	ldr	r1, [pc, #764]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000646:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 800064a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800064c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800064e:	2203      	movs	r2, #3
	LSLS	R2, #20
 8000650:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 8000652:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000654:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 8000656:	2201      	movs	r2, #1
	LSLS	R2, #20
 8000658:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 800065a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800065c:	6008      	str	r0, [r1, #0]
	BX LR
 800065e:	4770      	bx	lr

08000660 <ASM_RCC_CFGR2_HPRE_2>:
1101: SYSCLK divided by 128
1110: SYSCLK divided by 256
1111: SYSCLK divided by 512
*/
ASM_RCC_CFGR2_HPRE_2:
	LDR		R1, =RCC_BASE_ADDR
 8000660:	49b8      	ldr	r1, [pc, #736]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR2_OFFSET
 8000662:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000666:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000668:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800066a:	220f      	movs	r2, #15
	MVNS	R2, R2
 800066c:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800066e:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 8000670:	2208      	movs	r2, #8
	ORRS	R0, R2
 8000672:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000674:	6008      	str	r0, [r1, #0]
	BX LR
 8000676:	4770      	bx	lr

08000678 <ASM_RCC_CFGR2_PCLK2_2>:
101: PCLK2 divided by 4
110: PCLK2 divided by 8
111: PCLK2 divided by 16
*/
ASM_RCC_CFGR2_PCLK2_2:
	LDR		R1, =RCC_BASE_ADDR
 8000678:	49b2      	ldr	r1, [pc, #712]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR2_OFFSET
 800067a:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 800067e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000680:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000682:	2207      	movs	r2, #7
	LSLS 	R2, #8
 8000684:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 8000686:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000688:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 800068a:	2204      	movs	r2, #4
	LSLS 	R2, #8
 800068c:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 800068e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000690:	6008      	str	r0, [r1, #0]
	BX LR
 8000692:	4770      	bx	lr

08000694 <ASM_RCC_CFGR1_MCOSEL_HSI16>:
1000: Internal HSI48 clock selected
1001: MSIK clock selected
Others: reserved
*/
ASM_RCC_CFGR1_MCOSEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000694:	49ab      	ldr	r1, [pc, #684]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000696:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800069a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800069c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800069e:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006a0:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006a2:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006a4:	4010      	ands	r0, r2
	MOVS	R2, 0x3
 80006a6:	2203      	movs	r2, #3
	LSLS 	R2, #24
 80006a8:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006aa:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006ac:	6008      	str	r0, [r1, #0]
	BX LR
 80006ae:	4770      	bx	lr

080006b0 <ASM_RCC_CFGR1_MCOSEL_HSE>:

ASM_RCC_CFGR1_MCOSEL_HSE:
	LDR		R1, =RCC_BASE_ADDR
 80006b0:	49a4      	ldr	r1, [pc, #656]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006b2:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006b6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006b8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006ba:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006bc:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006be:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006c0:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 80006c2:	2204      	movs	r2, #4
	LSLS 	R2, #24
 80006c4:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006c6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006c8:	6008      	str	r0, [r1, #0]
	BX LR
 80006ca:	4770      	bx	lr

080006cc <ASM_RCC_CFGR1_MCOSEL_MSIS>:

ASM_RCC_CFGR1_MCOSEL_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 80006cc:	499d      	ldr	r1, [pc, #628]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006ce:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006d2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006d4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006d6:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006d8:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006da:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006dc:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 80006de:	2202      	movs	r2, #2
	LSLS 	R2, #24
 80006e0:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006e2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006e4:	6008      	str	r0, [r1, #0]
	BX LR
 80006e6:	4770      	bx	lr

080006e8 <ASM_RCC_CFGR1_MCOSEL_MSIK>:

ASM_RCC_CFGR1_MCOSEL_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 80006e8:	4996      	ldr	r1, [pc, #600]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006ea:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006ee:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006f0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006f2:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006f4:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006f6:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006f8:	4010      	ands	r0, r2
	MOVS	R2, 0x9
 80006fa:	2209      	movs	r2, #9
	LSLS 	R2, #24
 80006fc:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006fe:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000700:	6008      	str	r0, [r1, #0]
	BX LR
 8000702:	4770      	bx	lr

08000704 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>:

ASM_RCC_CFGR1_MCOSEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000704:	498f      	ldr	r1, [pc, #572]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000706:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800070a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800070c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800070e:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000710:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000712:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000714:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 8000716:	2201      	movs	r2, #1
	LSLS 	R2, #24
 8000718:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800071a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800071c:	6008      	str	r0, [r1, #0]
	BX LR
 800071e:	4770      	bx	lr

08000720 <ASM_RCC_CFGR1_MCOSEL_HSI48>:

ASM_RCC_CFGR1_MCOSEL_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 8000720:	4988      	ldr	r1, [pc, #544]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000722:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000726:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000728:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800072a:	220f      	movs	r2, #15
	LSLS 	R2, #24
 800072c:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800072e:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000730:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 8000732:	2208      	movs	r2, #8
	LSLS 	R2, #24
 8000734:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000736:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000738:	6008      	str	r0, [r1, #0]
	BX LR
 800073a:	4770      	bx	lr

0800073c <ASM_RCC_CFGR1_MCOSEL_PLL1>:

ASM_RCC_CFGR1_MCOSEL_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 800073c:	4981      	ldr	r1, [pc, #516]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800073e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000742:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000744:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000746:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000748:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800074a:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800074c:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 800074e:	2205      	movs	r2, #5
	LSLS 	R2, #24
 8000750:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000752:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000754:	6008      	str	r0, [r1, #0]
	BX LR
 8000756:	4770      	bx	lr

08000758 <ASM_RCC_CR_HSI16>:
indirectly as system clock.
0: HSI16 oscillator off
1: HSI16 oscillator on
*/
ASM_RCC_CR_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000758:	497a      	ldr	r1, [pc, #488]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 800075a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800075c:	2201      	movs	r2, #1
	LSLS 	R2, #8
 800075e:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000760:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000762:	6008      	str	r0, [r1, #0]
	BX LR
 8000764:	4770      	bx	lr

08000766 <ASM_RCC_CR_HSI16RDY>:
0: HSI16 oscillator not ready
1: HSI16 oscillator ready
Note: Once the HSION bit is cleared, HSIRDY goes low after six HSI16 clock cycles.
*/
ASM_RCC_CR_HSI16RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000766:	4977      	ldr	r1, [pc, #476]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 8000768:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800076a:	2201      	movs	r2, #1
	LSLS 	R2, #10
 800076c:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 800076e:	4010      	ands	r0, r2
	BX LR
 8000770:	4770      	bx	lr

08000772 <ASM_RCC_CR_HSI48>:


ASM_RCC_CR_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 8000772:	4974      	ldr	r1, [pc, #464]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 8000774:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000776:	2201      	movs	r2, #1
	LSLS 	R2, #12
 8000778:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 800077a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800077c:	6008      	str	r0, [r1, #0]
	BX LR
 800077e:	4770      	bx	lr

08000780 <ASM_RCC_CR_HSI48RDY>:

ASM_RCC_CR_HSI48RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000780:	4970      	ldr	r1, [pc, #448]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 8000782:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000784:	2201      	movs	r2, #1
	LSLS 	R2, #13
 8000786:	0352      	lsls	r2, r2, #13
	ANDS	R0, R2, R0
 8000788:	4010      	ands	r0, r2
	BX LR
 800078a:	4770      	bx	lr

0800078c <ASM_RCC_CR_SYSCLK>:

ASM_RCC_CR_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 800078c:	496d      	ldr	r1, [pc, #436]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 800078e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000790:	2201      	movs	r2, #1
	LSLS 	R2, #8
 8000792:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000794:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000796:	6008      	str	r0, [r1, #0]
	BX LR
 8000798:	4770      	bx	lr

0800079a <ASM_RCC_CR_SYSCLKRDY>:

ASM_RCC_CR_SYSCLKRDY:
	LDR		R1, =RCC_BASE_ADDR
 800079a:	496a      	ldr	r1, [pc, #424]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 800079c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800079e:	2201      	movs	r2, #1
	LSLS 	R2, #10
 80007a0:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 80007a2:	4010      	ands	r0, r2
	BX LR
 80007a4:	4770      	bx	lr

080007a6 <ASM_RCC_CR_MSIK>:

ASM_RCC_CR_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 80007a6:	4967      	ldr	r1, [pc, #412]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007a8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007aa:	2201      	movs	r2, #1
	LSLS 	R2, #4
 80007ac:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 80007ae:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007b0:	6008      	str	r0, [r1, #0]
	BX LR
 80007b2:	4770      	bx	lr

080007b4 <ASM_RCC_CR_MSIKRDY>:

ASM_RCC_CR_MSIKRDY:
	LDR		R1, =RCC_BASE_ADDR
 80007b4:	4963      	ldr	r1, [pc, #396]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007b6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007b8:	2201      	movs	r2, #1
	LSLS 	R2, #5
 80007ba:	0152      	lsls	r2, r2, #5
	ANDS	R0, R2, R0
 80007bc:	4010      	ands	r0, r2
	BX LR
 80007be:	4770      	bx	lr

080007c0 <ASM_RCC_CR_MSIS>:

ASM_RCC_CR_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 80007c0:	4960      	ldr	r1, [pc, #384]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007c4:	2201      	movs	r2, #1
	LSLS 	R2, #0
 80007c6:	0012      	movs	r2, r2
	ORRS	R0, R2
 80007c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007ca:	6008      	str	r0, [r1, #0]
	BX LR
 80007cc:	4770      	bx	lr

080007ce <ASM_RCC_CR_MSISRDY>:

ASM_RCC_CR_MSISRDY:
	LDR		R1, =RCC_BASE_ADDR
 80007ce:	495d      	ldr	r1, [pc, #372]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007d0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007d2:	2201      	movs	r2, #1
	LSLS 	R2, #2
 80007d4:	0092      	lsls	r2, r2, #2
	ANDS	R0, R2, R0
 80007d6:	4010      	ands	r0, r2
	BX LR
 80007d8:	4770      	bx	lr

080007da <ASM_RCC_CR_HSE>:

ASM_RCC_CR_HSE:
	LDR		R1, =RCC_BASE_ADDR
 80007da:	495a      	ldr	r1, [pc, #360]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007dc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007de:	2201      	movs	r2, #1
	LSLS 	R2, #16
 80007e0:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80007e2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007e4:	6008      	str	r0, [r1, #0]
	BX LR
 80007e6:	4770      	bx	lr

080007e8 <ASM_RCC_CR_HSERDY>:

ASM_RCC_CR_HSERDY:
	LDR		R1, =RCC_BASE_ADDR
 80007e8:	4956      	ldr	r1, [pc, #344]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007ea:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007ec:	2201      	movs	r2, #1
	LSLS 	R2, #17
 80007ee:	0452      	lsls	r2, r2, #17
	ANDS	R0, R2, R0
 80007f0:	4010      	ands	r0, r2
	BX LR
 80007f2:	4770      	bx	lr

080007f4 <ASM_RCC_CR_PLL1>:

ASM_RCC_CR_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80007f4:	4953      	ldr	r1, [pc, #332]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 80007f6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80007f8:	2201      	movs	r2, #1
	LSLS 	R2, #24
 80007fa:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80007fc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007fe:	6008      	str	r0, [r1, #0]
	BX LR
 8000800:	4770      	bx	lr

08000802 <ASM_RCC_CR_PLL1RDY>:

ASM_RCC_CR_PLL1RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000802:	4950      	ldr	r1, [pc, #320]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R0, [R1]
 8000804:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000806:	2201      	movs	r2, #1
	LSLS 	R2, #25
 8000808:	0652      	lsls	r2, r2, #25
	ANDS	R0, R2, R0
 800080a:	4010      	ands	r0, r2
	BX LR
 800080c:	4770      	bx	lr

0800080e <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>:
01: MSIS clock selected as PLL1 clock entry
10: HSI16 clock selected as PLL1 clock entry
11: HSE clock selected as PLL1 clock entry
*/
ASM_RCC_PLL1CFGR_PLL1SRC_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 800080e:	494d      	ldr	r1, [pc, #308]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000810:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000814:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000816:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000818:	2203      	movs	r2, #3
	MVNS	R2, R2
 800081a:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 800081c:	4010      	ands	r0, r2
	MOVS	R2, #0x2
 800081e:	2202      	movs	r2, #2
	ORRS	R0, R2
 8000820:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000822:	6008      	str	r0, [r1, #0]
	BX LR
 8000824:	4770      	bx	lr

08000826 <ASM_RCC_PLL1CFGR_PLL1PEN>:
power, PLL1PEN and PLL1P bits must be set to 0 when pll1_p_ck is not used.
0: pll1_p_ck output disabled
1: pll1_p_ck output enabled
*/
ASM_RCC_PLL1CFGR_PLL1PEN:
	LDR		R1, =RCC_BASE_ADDR
 8000826:	4947      	ldr	r1, [pc, #284]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000828:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 800082c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800082e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000830:	2201      	movs	r2, #1
	LSLS 	R2, #16
 8000832:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 8000834:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000836:	6008      	str	r0, [r1, #0]
	BX LR
 8000838:	4770      	bx	lr

0800083a <ASM_RCC_PLL1CFGR_PLL1QEN>:

ASM_RCC_PLL1CFGR_PLL1QEN:
	LDR		R1, =RCC_BASE_ADDR
 800083a:	4942      	ldr	r1, [pc, #264]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 800083c:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000840:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000842:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000844:	2201      	movs	r2, #1
	LSLS 	R2, #17
 8000846:	0452      	lsls	r2, r2, #17
	ORRS	R0, R2
 8000848:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800084a:	6008      	str	r0, [r1, #0]
	BX LR
 800084c:	4770      	bx	lr

0800084e <ASM_RCC_PLL1CFGR_PLL1REN>:

ASM_RCC_PLL1CFGR_PLL1REN:
	LDR		R1, =RCC_BASE_ADDR
 800084e:	493d      	ldr	r1, [pc, #244]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000850:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000854:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000856:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000858:	2201      	movs	r2, #1
	LSLS 	R2, #18
 800085a:	0492      	lsls	r2, r2, #18
	ORRS	R0, R2
 800085c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800085e:	6008      	str	r0, [r1, #0]
	BX LR
 8000860:	4770      	bx	lr

08000862 <ASM_RCC_PLL1CFGR_PLL1M_3>:
0010: division by 3
...
1111: division by 16
*/
ASM_RCC_PLL1CFGR_PLL1M_3:
	LDR		R1, =RCC_BASE_ADDR
 8000862:	4938      	ldr	r1, [pc, #224]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000864:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000868:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800086a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0xf
 800086c:	220f      	movs	r2, #15
	LSLS 	R2, #8
 800086e:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 8000870:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000872:	4010      	ands	r0, r2
	MOVS	R2, #2
 8000874:	2202      	movs	r2, #2
	LSLS	R2, #8
 8000876:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 8000878:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800087a:	6008      	str	r0, [r1, #0]
	BX LR
 800087c:	4770      	bx	lr

0800087e <ASM_RCC_PLL1DIVR_PLL1N_4>:
PLL1N between 4 and 512
â€“
input frequency Fref1_ck between 4 and 16 MHz
*/
ASM_RCC_PLL1DIVR_PLL1N_4:
	LDR		R1, =RCC_BASE_ADDR
 800087e:	4931      	ldr	r1, [pc, #196]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000880:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000884:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000886:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000888:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 800088a:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 800088c:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 800088e:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000890:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 8000894:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 8000896:	4010      	ands	r0, r2
	MOVS	R3, #0x003
 8000898:	2303      	movs	r3, #3
	ORRS	R0, R3
 800089a:	4318      	orrs	r0, r3
	STR		R0, [R1]
 800089c:	6008      	str	r0, [r1, #0]
	BX LR
 800089e:	4770      	bx	lr

080008a0 <ASM_RCC_PLL1DIVR_PLL1N_5>:

ASM_RCC_PLL1DIVR_PLL1N_5:
	LDR		R1, =RCC_BASE_ADDR
 80008a0:	4928      	ldr	r1, [pc, #160]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 80008a2:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 80008a6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008a8:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 80008aa:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 80008ac:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 80008ae:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 80008b0:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 80008b2:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 80008b6:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 80008b8:	4010      	ands	r0, r2
	MOVS	R3, #0x004
 80008ba:	2304      	movs	r3, #4
	ORRS	R0, R3
 80008bc:	4318      	orrs	r0, r3
	STR		R0, [R1]
 80008be:	6008      	str	r0, [r1, #0]
	BX LR
 80008c0:	4770      	bx	lr

080008c2 <ASM_RCC_PLL1DIVR_PLL1N_6>:

ASM_RCC_PLL1DIVR_PLL1N_6:
	LDR		R1, =RCC_BASE_ADDR
 80008c2:	4920      	ldr	r1, [pc, #128]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 80008c4:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 80008c8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008ca:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 80008cc:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 80008ce:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 80008d0:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 80008d2:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 80008d4:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 80008d8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 80008da:	4010      	ands	r0, r2
	MOVS	R3, #0x005
 80008dc:	2305      	movs	r3, #5
	ORRS	R0, R3
 80008de:	4318      	orrs	r0, r3
	STR		R0, [R1]
 80008e0:	6008      	str	r0, [r1, #0]
	BX LR
 80008e2:	4770      	bx	lr

080008e4 <ASM_RCC_CFGR1_SW_PLL1>:
01: HSI16 selected as system clock
10: HSE selected as system clock
11: PLL pll1_r_ck selected as system clock
*/
ASM_RCC_CFGR1_SW_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80008e4:	4917      	ldr	r1, [pc, #92]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80008e6:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80008ea:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008ec:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80008ee:	2203      	movs	r2, #3
	ORRS	R0, R2
 80008f0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008f2:	6008      	str	r0, [r1, #0]
	BX LR
 80008f4:	4770      	bx	lr

080008f6 <ASM_RCC_CFGR1_SWS>:

ASM_RCC_CFGR1_SWS:
	LDR		R1, =RCC_BASE_ADDR
 80008f6:	4913      	ldr	r1, [pc, #76]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80008f8:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80008fc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008fe:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000900:	4770      	bx	lr

08000902 <RUN_COUNTER>:

RUN_COUNTER:
	MOVS r6, #0
 8000902:	2600      	movs	r6, #0

08000904 <iloop>:
	iloop:
		ADDS r6, r6, #1
 8000904:	3601      	adds	r6, #1
		b iloop
 8000906:	e7fd      	b.n	8000904 <iloop>
	bx lr
 8000908:	4770      	bx	lr

0800090a <RESET_COUNTER>:

RESET_COUNTER:
	MOVS R0, R6
 800090a:	0030      	movs	r0, r6
	MOVS R6, #0
 800090c:	2600      	movs	r6, #0
	bx lr
 800090e:	4770      	bx	lr

08000910 <ASM_RCC_ICSCR1_MSIKRANGE_SET>:

ASM_RCC_ICSCR1_MSIKRANGE_SET:
	LDR R1, =RCC_BASE_ADDR
 8000910:	490c      	ldr	r1, [pc, #48]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR R2, =RCC_ICSCR1_OFFSET
 8000912:	f04f 0208 	mov.w	r2, #8
	ADDS R1, R2
 8000916:	1889      	adds	r1, r1, r2
	LDR R3, [R1]
 8000918:	680b      	ldr	r3, [r1, #0]
	MOVS R2, 0xf
 800091a:	220f      	movs	r2, #15
	LSLS R2, #24
 800091c:	0612      	lsls	r2, r2, #24
	MVNS R2, R2
 800091e:	43d2      	mvns	r2, r2
	ANDS R3, R2  //clear bits
 8000920:	4013      	ands	r3, r2
	MOVS R2, R0
 8000922:	0002      	movs	r2, r0
	LSLS R2, #24
 8000924:	0612      	lsls	r2, r2, #24
	ORRS R3, R2
 8000926:	4313      	orrs	r3, r2
	STR R3, [R1]
 8000928:	600b      	str	r3, [r1, #0]
	BX LR
 800092a:	4770      	bx	lr

0800092c <ASM_RCC_ICSCR1_MSIRGSEL_1>:




ASM_RCC_ICSCR1_MSIRGSEL_1:
	LDR R1, =RCC_BASE_ADDR
 800092c:	4905      	ldr	r1, [pc, #20]	@ (8000944 <ASM_RCC_ICSCR1_MSIRGSEL_1+0x18>)
	LDR R2, = RCC_ICSCR1_OFFSET
 800092e:	f04f 0208 	mov.w	r2, #8
	ADDS R1, R2
 8000932:	1889      	adds	r1, r1, r2
	LDR R0, [R1]
 8000934:	6808      	ldr	r0, [r1, #0]
	MOV R2, 0x1
 8000936:	f04f 0201 	mov.w	r2, #1
	LSLS R2, #23
 800093a:	05d2      	lsls	r2, r2, #23
	ORRS R0, R2
 800093c:	4310      	orrs	r0, r2
	STR R0, [R1]
 800093e:	6008      	str	r0, [r1, #0]
	BX LR
 8000940:	4770      	bx	lr
 8000942:	0000      	.short	0x0000
	LDR		R1, =RCC_BASE_ADDR
 8000944:	46020c00 	.word	0x46020c00

08000948 <ASM_SPI_IER_EOTIE_Set>:
.equ SPI_UDRDR_OFFSET,		0x4C

//SPI_CR2

ASM_SPI_IER_EOTIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000948:	49c7      	ldr	r1, [pc, #796]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IER_OFFSET
 800094a:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 800094e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000950:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000952:	2201      	movs	r2, #1
	LSLS	R2, #3
 8000954:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 8000956:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000958:	6008      	str	r0, [r1, #0]
	BX LR
 800095a:	4770      	bx	lr

0800095c <ASM_SPI_IER_TXPIE_Set>:

ASM_SPI_IER_TXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 800095c:	49c2      	ldr	r1, [pc, #776]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IER_OFFSET
 800095e:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000962:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000964:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000966:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000968:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 800096a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800096c:	6008      	str	r0, [r1, #0]
	BX LR
 800096e:	4770      	bx	lr

08000970 <ASM_SPI_IER_RXPIE_Set>:
Bit 0 RXPIE: RXP interrupt enable
0: RXP interrupt disabled
1: RXP interrupt enabled
*/
ASM_SPI_IER_RXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000970:	49bd      	ldr	r1, [pc, #756]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IER_OFFSET
 8000972:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000976:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000978:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800097a:	2201      	movs	r2, #1
	ORRS	R0, R2
 800097c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800097e:	6008      	str	r0, [r1, #0]
	BX LR
 8000980:	4770      	bx	lr

08000982 <ASM_SPI_IER_TXTFIE_Set>:



ASM_SPI_IER_TXTFIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000982:	49b9      	ldr	r1, [pc, #740]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IER_OFFSET
 8000984:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000988:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800098a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800098c:	2201      	movs	r2, #1
	LSLS	R2, #4
 800098e:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000990:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000992:	6008      	str	r0, [r1, #0]
	BX LR
 8000994:	4770      	bx	lr

08000996 <ASM_SPI_SR_Get>:

ASM_SPI_SR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000996:	49b4      	ldr	r1, [pc, #720]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_SR_OFFSET
 8000998:	f04f 0214 	mov.w	r2, #20
	ADDS	R1, R2
 800099c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800099e:	6808      	ldr	r0, [r1, #0]
	BX LR
 80009a0:	4770      	bx	lr

080009a2 <ASM_SPI_IFCR_EOTC_Clear>:

ASM_SPI_IFCR_EOTC_Clear:
	LDR		R1, =SPI_BASE_ADDR
 80009a2:	49b1      	ldr	r1, [pc, #708]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IFCR_OFFSET
 80009a4:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 80009a8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009aa:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009ac:	2201      	movs	r2, #1
	LSLS	R2, #3
 80009ae:	00d2      	lsls	r2, r2, #3
	ORRS 	R0, R2
 80009b0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009b2:	6008      	str	r0, [r1, #0]
	BX LR
 80009b4:	4770      	bx	lr

080009b6 <ASM_SPI_IFCR_OVRC>:

ASM_SPI_IFCR_OVRC:
	LDR		R1, =SPI_BASE_ADDR
 80009b6:	49ac      	ldr	r1, [pc, #688]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IFCR_OFFSET
 80009b8:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 80009bc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009be:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009c0:	2201      	movs	r2, #1
	LSLS	R2, #6
 80009c2:	0192      	lsls	r2, r2, #6
	ORRS 	R0, R2
 80009c4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009c6:	6008      	str	r0, [r1, #0]
	BX LR
 80009c8:	4770      	bx	lr

080009ca <ASM_SPI_IFCR_TXTFC>:

ASM_SPI_IFCR_TXTFC:
	LDR		R1, =SPI_BASE_ADDR
 80009ca:	49a7      	ldr	r1, [pc, #668]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_IFCR_OFFSET
 80009cc:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 80009d0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009d2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009d4:	2201      	movs	r2, #1
	LSLS	R2, #4
 80009d6:	0112      	lsls	r2, r2, #4
	ORRS 	R0, R2
 80009d8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009da:	6008      	str	r0, [r1, #0]
	BX LR
 80009dc:	4770      	bx	lr

080009de <ASM_SPI_CR2_TSIZE>:

ASM_SPI_CR2_TSIZE:
	LDR		R1, =SPI_BASE_ADDR
 80009de:	49a2      	ldr	r1, [pc, #648]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR2_OFFSET
 80009e0:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 80009e4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009e6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #2 //16
 80009e8:	2202      	movs	r2, #2
	ORRS 	R0, R2
 80009ea:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009ec:	6008      	str	r0, [r1, #0]
	BX LR
 80009ee:	4770      	bx	lr

080009f0 <ASM_SPI_CFG2_MASTER_Set>:


ASM_SPI_CFG2_MASTER_Set:
	LDR		R1, =SPI_BASE_ADDR
 80009f0:	499d      	ldr	r1, [pc, #628]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009f2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009f6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009f8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009fa:	2201      	movs	r2, #1
	LSLS	R2, #22
 80009fc:	0592      	lsls	r2, r2, #22
	ORRS	R0, R2
 80009fe:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a00:	6008      	str	r0, [r1, #0]
	BX LR
 8000a02:	4770      	bx	lr

08000a04 <ASM_SPI_CFG2_COMM_Full_Duplex>:


ASM_SPI_CFG2_COMM_Full_Duplex:
	LDR		R1, =SPI_BASE_ADDR
 8000a04:	4998      	ldr	r1, [pc, #608]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a06:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a0a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a0c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000a0e:	2203      	movs	r2, #3
	LSLS	R2, #17
 8000a10:	0452      	lsls	r2, r2, #17
	MVNS	R2, R2
 8000a12:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a14:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a16:	6008      	str	r0, [r1, #0]
	BX LR
 8000a18:	4770      	bx	lr

08000a1a <ASM_SPI_CFG2_CPOL_0>:

ASM_SPI_CFG2_CPOL_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a1a:	4993      	ldr	r1, [pc, #588]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a1c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a20:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a22:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a24:	2201      	movs	r2, #1
	LSLS	R2, #25
 8000a26:	0652      	lsls	r2, r2, #25
	MVNS	R2, R2
 8000a28:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a2a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a2c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a2e:	4770      	bx	lr

08000a30 <ASM_SPI_CFG2_CPOL_1>:

ASM_SPI_CFG2_CPOL_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a30:	498d      	ldr	r1, [pc, #564]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a32:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a36:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a38:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a3a:	2201      	movs	r2, #1
	LSLS	R2, #25
 8000a3c:	0652      	lsls	r2, r2, #25
	ORRS 	R0, R2
 8000a3e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a40:	6008      	str	r0, [r1, #0]
	BX LR
 8000a42:	4770      	bx	lr

08000a44 <ASM_SPI_CFG2_CPHA_0>:

ASM_SPI_CFG2_CPHA_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a44:	4988      	ldr	r1, [pc, #544]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a46:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a4a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a4c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a4e:	2201      	movs	r2, #1
	LSLS	R2, #24
 8000a50:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000a52:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a54:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a56:	6008      	str	r0, [r1, #0]
	BX LR
 8000a58:	4770      	bx	lr

08000a5a <ASM_SPI_CFG2_SSM_0>:

//Hardware SS management (SSM = 0)
ASM_SPI_CFG2_SSM_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a5a:	4983      	ldr	r1, [pc, #524]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a5c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a60:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a62:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a64:	2201      	movs	r2, #1
	LSLS	R2, #26
 8000a66:	0692      	lsls	r2, r2, #26
	MVNS	R2, R2
 8000a68:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a6a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a6c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a6e:	4770      	bx	lr

08000a70 <ASM_SPI_CFG2_SSM_1>:

ASM_SPI_CFG2_SSM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a70:	497d      	ldr	r1, [pc, #500]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a72:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a76:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a78:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a7a:	2201      	movs	r2, #1
	LSLS	R2, #26
 8000a7c:	0692      	lsls	r2, r2, #26
	ORRS 	R0, R2
 8000a7e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a80:	6008      	str	r0, [r1, #0]
	BX LR
 8000a82:	4770      	bx	lr

08000a84 <ASM_SPI_CFG2_SSOE_1>:

//SS output enable (SSOE = 1):
ASM_SPI_CFG2_SSOE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a84:	4978      	ldr	r1, [pc, #480]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a86:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a8a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a8c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a8e:	2201      	movs	r2, #1
	LSLS	R2, #29
 8000a90:	0752      	lsls	r2, r2, #29
	ORRS 	R0, R2
 8000a92:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a94:	6008      	str	r0, [r1, #0]
	BX LR
 8000a96:	4770      	bx	lr

08000a98 <ASM_SPI_CFG1_DSIZE_8>:



//SPI_CFG1 Bits 4:0 DSIZE[4:0]: number of bits in at single SPI data frame
ASM_SPI_CFG1_DSIZE_8:
	BX LR
 8000a98:	4770      	bx	lr

08000a9a <ASM_SPI_CFG1_FTHLV_2>:
0001: 2-data
0010: 3-data
0011: 4-data
*/
ASM_SPI_CFG1_FTHLV_2:
	LDR		R1, =SPI_BASE_ADDR
 8000a9a:	4973      	ldr	r1, [pc, #460]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a9c:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000aa0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000aa2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000aa4:	220f      	movs	r2, #15
	LSLS	R2, #5
 8000aa6:	0152      	lsls	r2, r2, #5
	MVNS	R2, R2
 8000aa8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000aaa:	4010      	ands	r0, r2
	MOVS	R2, 0x7
 8000aac:	2207      	movs	r2, #7
	LSLS	R2, #5
 8000aae:	0152      	lsls	r2, r2, #5
	ORRS 	R0, R2
 8000ab0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ab2:	6008      	str	r0, [r1, #0]
	BX LR
 8000ab4:	4770      	bx	lr

08000ab6 <ASM_SPI_CFG1_FTHLV_1>:

ASM_SPI_CFG1_FTHLV_1:
	LDR		R1, =SPI_BASE_ADDR
 8000ab6:	496c      	ldr	r1, [pc, #432]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000ab8:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000abc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000abe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000ac0:	220f      	movs	r2, #15
	LSLS	R2, #5
 8000ac2:	0152      	lsls	r2, r2, #5
	MVNS	R2, R2
 8000ac4:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 8000ac6:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000ac8:	6008      	str	r0, [r1, #0]
	BX LR
 8000aca:	4770      	bx	lr

08000acc <ASM_SPI_CFG2_SSOM_1>:

//Bit 30 SSOM: SS output management in Master mode
//0: SS is kept at active level till data transfer is completed, it becomes inactive with EOT flag
//1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
ASM_SPI_CFG2_SSOM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000acc:	4966      	ldr	r1, [pc, #408]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000ace:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000ad2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ad4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ad6:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000ad8:	0792      	lsls	r2, r2, #30
	ORRS 	R0, R2
 8000ada:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000adc:	6008      	str	r0, [r1, #0]
	BX LR
 8000ade:	4770      	bx	lr

08000ae0 <ASM_SPI_CFG2_SSOM_0>:

ASM_SPI_CFG2_SSOM_0:
	LDR		R1, =SPI_BASE_ADDR
 8000ae0:	4961      	ldr	r1, [pc, #388]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000ae2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000ae6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ae8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000aea:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000aec:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000aee:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000af0:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000af2:	6008      	str	r0, [r1, #0]
	BX LR
 8000af4:	4770      	bx	lr

08000af6 <ASM_SPI_CFG2_MIDI_Set>:
//0000: no delay
//0001: 1 clock cycle period delay
//...
//1111: 15 clock cycle periods delay
ASM_SPI_CFG2_MIDI_Set:
	BX LR
 8000af6:	4770      	bx	lr

08000af8 <ASM_SPI_CFG2_MSSI_Set>:
//0000: no extra delay
//0001: 1 clock cycle period delay added
//...
//1111: 15 clock cycle periods delay added
ASM_SPI_CFG2_MSSI_Set:
	BX LR
 8000af8:	4770      	bx	lr

08000afa <ASM_SPI_CFG1_MBR_4>:
//110: SPI master clock/128
//111: SPI master clock/256


ASM_SPI_CFG1_MBR_4:
	LDR		R1, =SPI_BASE_ADDR
 8000afa:	495b      	ldr	r1, [pc, #364]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000afc:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000b00:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b02:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000b04:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000b06:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2 //clear bits
 8000b08:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b0a:	4010      	ands	r0, r2
	MOVS	R2, #1
 8000b0c:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000b0e:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000b10:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b12:	6008      	str	r0, [r1, #0]
	BX LR
 8000b14:	4770      	bx	lr

08000b16 <ASM_SPI_CFG1_MBR_256>:

ASM_SPI_CFG1_MBR_256:
	LDR		R1, =SPI_BASE_ADDR
 8000b16:	4954      	ldr	r1, [pc, #336]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000b18:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000b1c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b1e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000b20:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000b22:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000b24:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b26:	6008      	str	r0, [r1, #0]
	BX LR
 8000b28:	4770      	bx	lr

08000b2a <ASM_SPI_CFG1_MBR_64>:

ASM_SPI_CFG1_MBR_64:
	LDR		R1, =SPI_BASE_ADDR
 8000b2a:	494f      	ldr	r1, [pc, #316]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000b2c:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000b30:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b32:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x5
 8000b34:	2205      	movs	r2, #5
	LSLS	R2, #28
 8000b36:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000b38:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b3a:	6008      	str	r0, [r1, #0]
	BX LR
 8000b3c:	4770      	bx	lr

08000b3e <ASM_SPI_CFG1_BPASS_0>:

//Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
//0: bypass is disabled
//1: bypass is enabled
ASM_SPI_CFG1_BPASS_0:
	LDR		R1, =SPI_BASE_ADDR
 8000b3e:	494a      	ldr	r1, [pc, #296]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000b40:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000b44:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b46:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b48:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000b4a:	07d2      	lsls	r2, r2, #31
	MVNS	R2, R2
 8000b4c:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b4e:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b50:	6008      	str	r0, [r1, #0]
	BX LR
 8000b52:	4770      	bx	lr

08000b54 <ASM_SPI_CFG1_BPASS_1>:

ASM_SPI_CFG1_BPASS_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b54:	4944      	ldr	r1, [pc, #272]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000b56:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000b5a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b5c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b5e:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000b60:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000b62:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b64:	6008      	str	r0, [r1, #0]
	BX LR
 8000b66:	4770      	bx	lr

08000b68 <ASM_SPI_CFG2_LSBFRST_MSB>:

ASM_SPI_CFG2_LSBFRST_MSB:
	LDR		R1, =SPI_BASE_ADDR
 8000b68:	493f      	ldr	r1, [pc, #252]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b6a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b6e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b70:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b72:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000b74:	05d2      	lsls	r2, r2, #23
	MVNS	R2, R2
 8000b76:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b78:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b7a:	6008      	str	r0, [r1, #0]
	BX LR
 8000b7c:	4770      	bx	lr

08000b7e <ASM_SPI_CFG2_LSBFRST_LSB>:

ASM_SPI_CFG2_LSBFRST_LSB:
	LDR		R1, =SPI_BASE_ADDR
 8000b7e:	493a      	ldr	r1, [pc, #232]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b80:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b84:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b86:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b88:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000b8a:	05d2      	lsls	r2, r2, #23
	ORRS 	R0, R2
 8000b8c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b8e:	6008      	str	r0, [r1, #0]
	BX LR
 8000b90:	4770      	bx	lr

08000b92 <ASM_SPI_CFG2_AFCNTR_1>:
//Bit 31 AFCNTR: alternate function GPIOs control
//This bit is taken into account when SPE = 0 only
//0: The peripheral takes no control of GPIOs while it is disabled
//1: The peripheral keeps always control of all associated GPIOs
ASM_SPI_CFG2_AFCNTR_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b92:	4935      	ldr	r1, [pc, #212]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b94:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b98:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b9a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b9c:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000b9e:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000ba0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ba2:	6008      	str	r0, [r1, #0]
	BX LR
 8000ba4:	4770      	bx	lr

08000ba6 <ASM_SPI_CR1_SPE_1>:
//Bit 0 SPE: serial peripheral enable
//This bit is set by and cleared by software.
//0: Serial peripheral disabled.
//1: Serial peripheral enabled
ASM_SPI_CR1_SPE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000ba6:	4930      	ldr	r1, [pc, #192]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR1_OFFSET
 8000ba8:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bac:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bae:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bb0:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000bb2:	0012      	movs	r2, r2
	ORRS 	R0, R2
 8000bb4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bb6:	6008      	str	r0, [r1, #0]
	BX LR
 8000bb8:	4770      	bx	lr

08000bba <ASM_SPI_CR1_SPE_0>:

ASM_SPI_CR1_SPE_0:
	LDR		R1, =SPI_BASE_ADDR
 8000bba:	492b      	ldr	r1, [pc, #172]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR1_OFFSET
 8000bbc:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bc0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bc2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bc4:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000bc6:	0012      	movs	r2, r2
	MVNS 	R2, R2
 8000bc8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000bca:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000bcc:	6008      	str	r0, [r1, #0]
	BX LR
 8000bce:	4770      	bx	lr

08000bd0 <ASM_SPI_CR1_CSTART_1>:
//cleared by hardware when end of transfer (EOT) flag is set or when a transaction suspend
//request is accepted.
//0: master transfer is at idle
//1: master transfer is ongoing or temporary suspended by automatic suspend
ASM_SPI_CR1_CSTART_1:
	LDR		R1, =SPI_BASE_ADDR
 8000bd0:	4925      	ldr	r1, [pc, #148]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR1_OFFSET
 8000bd2:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bd6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bd8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bda:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000bdc:	0252      	lsls	r2, r2, #9
	ORRS 	R0, R2
 8000bde:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000be0:	6008      	str	r0, [r1, #0]
	BX LR
 8000be2:	4770      	bx	lr

08000be4 <ASM_SPI_CR1_SSI_1>:

//Bit 12 SSI: internal SS signal input level
//This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the
//peripheral SS input internally and the I/O value of the SS pin is ignored.
ASM_SPI_CR1_SSI_1:
	LDR		R1, =SPI_BASE_ADDR
 8000be4:	4920      	ldr	r1, [pc, #128]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR1_OFFSET
 8000be6:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bea:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bec:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bee:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000bf0:	0312      	lsls	r2, r2, #12
	ORRS 	R0, R2
 8000bf2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bf4:	6008      	str	r0, [r1, #0]
	BX LR
 8000bf6:	4770      	bx	lr

08000bf8 <ASM_SPI_CR1_SSI_0>:

ASM_SPI_CR1_SSI_0:
	LDR		R1, =SPI_BASE_ADDR
 8000bf8:	491b      	ldr	r1, [pc, #108]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CR1_OFFSET
 8000bfa:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000bfe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c00:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000c02:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000c04:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000c06:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000c08:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c0a:	6008      	str	r0, [r1, #0]
	BX LR
 8000c0c:	4770      	bx	lr

08000c0e <ASM_SPI_TXDR_Set>:



ASM_SPI_TXDR_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000c0e:	4916      	ldr	r1, [pc, #88]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_TXDR_OFFSET
 8000c10:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000c14:	1889      	adds	r1, r1, r2
	LDR		R3, [R1]
 8000c16:	680b      	ldr	r3, [r1, #0]
	ORRS 	R3, R0
 8000c18:	4303      	orrs	r3, r0
	STR		R3, [R1]
 8000c1a:	600b      	str	r3, [r1, #0]
	BX LR
 8000c1c:	4770      	bx	lr

08000c1e <ASM_SPI_RXDR_Get>:

ASM_SPI_RXDR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000c1e:	4912      	ldr	r1, [pc, #72]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_RXDR_OFFSET
 8000c20:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000c24:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c26:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000c28:	4770      	bx	lr

08000c2a <ASM_SPI_CFG2_SSIOP_0>:
 * SSIOP: SS input/output polarity.
 * 0: low level is active for SS signal
 * 1: high level is active for SS signal
 */
ASM_SPI_CFG2_SSIOP_0:
	LDR		R1, =SPI_BASE_ADDR
 8000c2a:	490f      	ldr	r1, [pc, #60]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000c2c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000c30:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c32:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000c34:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000c36:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2
 8000c38:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000c3a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c3c:	6008      	str	r0, [r1, #0]
	BX LR
 8000c3e:	4770      	bx	lr

08000c40 <ASM_SPI_CFG2_SSIOP_1>:

ASM_SPI_CFG2_SSIOP_1:
	LDR		R1, =SPI_BASE_ADDR
 8000c40:	4909      	ldr	r1, [pc, #36]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000c42:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000c46:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c48:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000c4a:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000c4c:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000c4e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c50:	6008      	str	r0, [r1, #0]
	BX LR
 8000c52:	4770      	bx	lr

08000c54 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY>:

ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY:
	LDR		R1, =SPI_BASE_ADDR
 8000c54:	4904      	ldr	r1, [pc, #16]	@ (8000c68 <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY+0x14>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000c56:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000c5a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c5c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000c5e:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000c60:	0352      	lsls	r2, r2, #13
	ORRS 	R0, R2
 8000c62:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c64:	6008      	str	r0, [r1, #0]
	BX LR
 8000c66:	4770      	bx	lr
	LDR		R1, =SPI_BASE_ADDR
 8000c68:	40013000 	.word	0x40013000

08000c6c <TIM8_Set_PSC_Value>:
//.equ	PRESCALER, 	0x32c7 	//15999
//.equ	ARRCOUNTTO, 0x3E7	//999	--0.000025
//.equ	CCRCOUNTTO, 0x3E7 // 999

TIM8_Set_PSC_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c6c:	495b      	ldr	r1, [pc, #364]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_PSC_OFFSET
 8000c6e:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000c72:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c74:	6808      	ldr	r0, [r1, #0]
	LDR		R2, =PRESCALER
 8000c76:	f640 729f 	movw	r2, #3999	@ 0xf9f
	ORRS	R0, R2
 8000c7a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c7c:	6008      	str	r0, [r1, #0]
	BX LR
 8000c7e:	4770      	bx	lr

08000c80 <TIM8_Set_ARR_Value>:

//Auto-Reload Register (TIMx_ARR)
TIM8_Set_ARR_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c80:	4956      	ldr	r1, [pc, #344]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_ARR_OFFSET
 8000c82:	f04f 022c 	mov.w	r2, #44	@ 0x2c
	ADDS	R1, R2
 8000c86:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c88:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000c8a:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000c8c:	4010      	ands	r0, r2
	LDR		R2, =ARRCOUNTTO
 8000c8e:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000c92:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c94:	6008      	str	r0, [r1, #0]
	BX LR
 8000c96:	4770      	bx	lr

08000c98 <TIM8_Clear_UIF_Flag>:

TIM8_Clear_UIF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c98:	4950      	ldr	r1, [pc, #320]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c9a:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c9e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ca0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000ca2:	2201      	movs	r2, #1
	MVNS	R2, R2
 8000ca4:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000ca6:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000ca8:	6008      	str	r0, [r1, #0]
	BX LR
 8000caa:	4770      	bx	lr

08000cac <TIM8_Set_CCnS_To_Channel_Output>:

TIM8_Set_CCnS_To_Channel_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cac:	494b      	ldr	r1, [pc, #300]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000cae:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000cb2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cb4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000cb6:	2203      	movs	r2, #3
	LSLS	R2, #0
 8000cb8:	0012      	movs	r2, r2
	MVNS	R2, R2
 8000cba:	43d2      	mvns	r2, r2
	ANDS	R0, R2		//clear bits 0,1
 8000cbc:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000cbe:	6008      	str	r0, [r1, #0]
	BX LR
 8000cc0:	4770      	bx	lr

08000cc2 <TIM8_Set_DITHEN_False>:

TIM8_Set_DITHEN_False:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cc2:	4946      	ldr	r1, [pc, #280]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000cc4:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000cc8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cca:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000ccc:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000cce:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000cd0:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000cd2:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000cd4:	6008      	str	r0, [r1, #0]
	BX LR
 8000cd6:	4770      	bx	lr

08000cd8 <TIM8_Set_CCRn_WaveGen_Value>:

TIM8_Set_CCRn_WaveGen_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cd8:	4940      	ldr	r1, [pc, #256]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCR1_OFFSET
 8000cda:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000cde:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ce0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000ce2:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000ce4:	4010      	ands	r0, r2
	LDR		R2, =CCRCOUNTTO
 8000ce6:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000cea:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cec:	6008      	str	r0, [r1, #0]
	BX LR
 8000cee:	4770      	bx	lr

08000cf0 <TIM8_Clear_CC1IF_Flag>:

TIM8_Clear_CC1IF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cf0:	493a      	ldr	r1, [pc, #232]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000cf2:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000cf6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cf8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000cfa:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000cfc:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000cfe:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000d00:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000d02:	6008      	str	r0, [r1, #0]
	BX LR
 8000d04:	4770      	bx	lr

08000d06 <TIM8_Set_DIR_UpCounter>:


TIM8_Set_DIR_UpCounter:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d06:	4935      	ldr	r1, [pc, #212]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000d08:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000d0c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d0e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d10:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000d12:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000d14:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000d16:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000d18:	6008      	str	r0, [r1, #0]
	BX LR
 8000d1a:	4770      	bx	lr

08000d1c <TIM8_Set_OCnM_To_Toggle_Mode>:

TIM8_Set_OCnM_To_Toggle_Mode:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d1c:	492f      	ldr	r1, [pc, #188]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000d1e:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000d22:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d24:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000d26:	2201      	movs	r2, #1
	LSLS	R2, #16
 8000d28:	0412      	lsls	r2, r2, #16
	MVNS	R2, R2
 8000d2a:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 16
 8000d2c:	4010      	ands	r0, r2
	MOVS  	R2, #7
 8000d2e:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000d30:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000d32:	43d2      	mvns	r2, r2
	ANDS 	R0, R2 //clear bits 4-6
 8000d34:	4010      	ands	r0, r2
	MOVS	R2, #3
 8000d36:	2203      	movs	r2, #3
	LSLS	R2, #4
 8000d38:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2 //set bits 4, 5
 8000d3a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d3c:	6008      	str	r0, [r1, #0]
	BX LR
 8000d3e:	4770      	bx	lr

08000d40 <TIM8_Set_CC1P_Polarity_ActiveHigh>:

TIM8_Set_CC1P_Polarity_ActiveHigh:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d40:	4926      	ldr	r1, [pc, #152]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000d42:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000d46:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d48:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000d4a:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000d4c:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000d4e:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 1
 8000d50:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000d52:	6008      	str	r0, [r1, #0]
	BX LR
 8000d54:	4770      	bx	lr

08000d56 <TIM8_Set_CCnE_Output_Enable_To_GPIO>:

TIM8_Set_CCnE_Output_Enable_To_GPIO:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d56:	4921      	ldr	r1, [pc, #132]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000d58:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000d5c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d5e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000d60:	2201      	movs	r2, #1
	ORRS	R0, R2 //set bit 1
 8000d62:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d64:	6008      	str	r0, [r1, #0]
	BX LR
 8000d66:	4770      	bx	lr

08000d68 <TIM8_Set_CEN_Counter_Enable>:

TIM8_Set_CEN_Counter_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d68:	491c      	ldr	r1, [pc, #112]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000d6a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000d6e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d70:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d72:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000d74:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d76:	6008      	str	r0, [r1, #0]
	BX LR
 8000d78:	4770      	bx	lr

08000d7a <TIM8_Set_MMS_Update_Trigger_Output>:

TIM8_Set_MMS_Update_Trigger_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d7a:	4918      	ldr	r1, [pc, #96]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR2_OFFSET
 8000d7c:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000d80:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d82:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000d84:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000d86:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000d88:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000d8a:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000d8c:	2202      	movs	r2, #2
	LSLS	R2, #4
 8000d8e:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000d90:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d92:	6008      	str	r0, [r1, #0]
	BX LR
 8000d94:	4770      	bx	lr

08000d96 <TIM8_Set_UIF_Update_Interrupt_Enable>:

TIM8_Set_UIF_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d96:	4911      	ldr	r1, [pc, #68]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000d98:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000d9c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d9e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000da0:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000da2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000da4:	6008      	str	r0, [r1, #0]
	BX LR
 8000da6:	4770      	bx	lr

08000da8 <TIM8_Set_CC1IE_Update_Interrupt_Enable>:

//Bit 1 CC1IE: Capture/Compare 1 interrupt enable
TIM8_Set_CC1IE_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000da8:	490c      	ldr	r1, [pc, #48]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000daa:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000dae:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000db0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000db2:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000db4:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 8000db6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000db8:	6008      	str	r0, [r1, #0]
	BX LR
 8000dba:	4770      	bx	lr

08000dbc <TIM8_Get_SR_Status>:

TIM8_Get_SR_Status:
	LDR		R1, =TIM8_BASE_OFFSET
 8000dbc:	4907      	ldr	r1, [pc, #28]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000dbe:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000dc2:	1889      	adds	r1, r1, r2
	LDRH	R0, [R1]
 8000dc4:	8808      	ldrh	r0, [r1, #0]
	BX LR
 8000dc6:	4770      	bx	lr

08000dc8 <TIM8_RCR_Set>:

TIM8_RCR_Set:
	LDR		R1, =TIM8_BASE_OFFSET
 8000dc8:	4904      	ldr	r1, [pc, #16]	@ (8000ddc <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_RCR_OFFSET
 8000dca:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000dce:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000dd0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x14
 8000dd2:	2214      	movs	r2, #20
	ORRS	R0, R2
 8000dd4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000dd6:	6008      	str	r0, [r1, #0]
	BX LR
 8000dd8:	4770      	bx	lr
 8000dda:	0000      	.short	0x0000
	LDR		R1, =TIM8_BASE_OFFSET
 8000ddc:	40013400 	.word	0x40013400

08000de0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000de8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dec:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d013      	beq.n	8000e20 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000df8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dfc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000e00:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d00b      	beq.n	8000e20 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000e08:	e000      	b.n	8000e0c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000e0a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000e0c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0f9      	beq.n	8000e0a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000e16:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	370c      	adds	r7, #12
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr

08000e2e <_write>:
void TIM8_init(void);
void SPI_start(void);
void TIM8_start(void);
void NVIC_Interupts_Enable(void);

int _write(int file, char *ptr, int len){
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b086      	sub	sp, #24
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	60f8      	str	r0, [r7, #12]
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	e009      	b.n	8000e54 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	1c5a      	adds	r2, r3, #1
 8000e44:	60ba      	str	r2, [r7, #8]
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ffc9 	bl	8000de0 <ITM_SendChar>
	for(int i = 0; i < len; i++){
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3301      	adds	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	dbf1      	blt.n	8000e40 <_write+0x12>
	}
	return len;
 8000e5c:	687b      	ldr	r3, [r7, #4]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <main>:
//uint8_t tx_buffer[] = {10};


volatile int _counter = 0;

int main(void){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
	IDR_reg = 0;
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <main+0x30>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
	tx_ptr = &tx_buffer[0];
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <main+0x34>)
 8000e74:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <main+0x38>)
 8000e76:	601a      	str	r2, [r3, #0]
	RCC_init();
 8000e78:	f000 f8bc 	bl	8000ff4 <RCC_init>
	TIM8_init();
 8000e7c:	f000 f929 	bl	80010d2 <TIM8_init>
	GPIO_SPI_init();
 8000e80:	f000 f8d9 	bl	8001036 <GPIO_SPI_init>
	SPI_init();
 8000e84:	f000 f8f1 	bl	800106a <SPI_init>
	NVIC_Interupts_Enable();
 8000e88:	f000 f80c 	bl	8000ea4 <NVIC_Interupts_Enable>
//	TIM8_start();
	ASM_SPI_CR1_SSI_0();
 8000e8c:	f7ff feb4 	bl	8000bf8 <ASM_SPI_CR1_SSI_0>
	SPI_start();
 8000e90:	f000 f917 	bl	80010c2 <SPI_start>
	while(1){}
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <main+0x2c>
 8000e98:	20000080 	.word	0x20000080
 8000e9c:	20000088 	.word	0x20000088
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <NVIC_Interupts_Enable>:
}

void NVIC_Interupts_Enable(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	NVIC_TIM8_Enable_Interupt();
 8000ea8:	f7ff fb5a 	bl	8000560 <NVIC_TIM8_Enable_Interupt>
	NVIC_SPI1_Enable_Interupt();
 8000eac:	f7ff fb5f 	bl	800056e <NVIC_SPI1_Enable_Interupt>
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <TIM8_UP_IRQHandler>:

int tim_flag = 0;
void TIM8_UP_IRQHandler(){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	if(TIM8_Get_SR_Status() & 0x1){  //UIF on
 8000eb8:	f7ff ff80 	bl	8000dbc <TIM8_Get_SR_Status>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d00d      	beq.n	8000ee2 <TIM8_UP_IRQHandler+0x2e>
		TIM8_Clear_UIF_Flag();
 8000ec6:	f7ff fee7 	bl	8000c98 <TIM8_Clear_UIF_Flag>
		tim_flag ^= 1;
 8000eca:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <TIM8_UP_IRQHandler+0x34>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f083 0301 	eor.w	r3, r3, #1
 8000ed2:	4a05      	ldr	r2, [pc, #20]	@ (8000ee8 <TIM8_UP_IRQHandler+0x34>)
 8000ed4:	6013      	str	r3, [r2, #0]
		printf("%i \n", tim_flag);
 8000ed6:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <TIM8_UP_IRQHandler+0x34>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4619      	mov	r1, r3
 8000edc:	4803      	ldr	r0, [pc, #12]	@ (8000eec <TIM8_UP_IRQHandler+0x38>)
 8000ede:	f000 fa01 	bl	80012e4 <iprintf>
	}
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000008c 	.word	0x2000008c
 8000eec:	08002118 	.word	0x08002118

08000ef0 <SPI1_IRQHandler>:

void SPI1_IRQHandler(){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	* In master, EOT event terminates the data transaction and handles SS output optionally.
	* When CRC is applied, the EOT event is extended over the CRC frame transaction.
	* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
	* re-enabled before next transaction starts despite its setting is not changed.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 3)){
 8000ef4:	f7ff fd4f 	bl	8000996 <ASM_SPI_SR_Get>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	f003 0308 	and.w	r3, r3, #8
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d007      	beq.n	8000f12 <SPI1_IRQHandler+0x22>
		// intf("transfer complete.\n");
		ASM_SPI_IFCR_EOTC_Clear();
 8000f02:	f7ff fd4e 	bl	80009a2 <ASM_SPI_IFCR_EOTC_Clear>
		// to-do:
		//* In master, EOT event terminates the data transaction and handles SS output optionally.
		//* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
		//* re-enabled before next transaction starts despite its setting is not changed.
		ASM_SPI_CR1_SPE_0();
 8000f06:	f7ff fe58 	bl	8000bba <ASM_SPI_CR1_SPE_0>
		SPI_init();
 8000f0a:	f000 f8ae 	bl	800106a <SPI_init>
    	SPI_start();
 8000f0e:	f000 f8d8 	bl	80010c2 <SPI_start>
	* communication flow. If the data packet is stored by performing consecutive write operations
	* to SPI_TXDR, TXP flag must be checked again once a complete data packet is stored at
	* TxFIFO. TXP is set despite SPI TxFIFO becomes inaccessible when SPI is reset or
	* disabled.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 1)){
 8000f12:	f7ff fd40 	bl	8000996 <ASM_SPI_SR_Get>
 8000f16:	4603      	mov	r3, r0
 8000f18:	f003 0302 	and.w	r3, r3, #2
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d038      	beq.n	8000f92 <SPI1_IRQHandler+0xa2>
//		printf("Data packet space available\n");
		IDR_reg = GPIOC_IDR_RDY_GET();
 8000f20:	f7ff fa8e 	bl	8000440 <GPIOC_IDR_RDY_GET>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4a2b      	ldr	r2, [pc, #172]	@ (8000fd4 <SPI1_IRQHandler+0xe4>)
 8000f28:	6013      	str	r3, [r2, #0]
		if (IDR_reg != 0){ //ready is ON
 8000f2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd4 <SPI1_IRQHandler+0xe4>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d01e      	beq.n	8000f70 <SPI1_IRQHandler+0x80>

			ASM_SPI_TXDR_Set(*tx_ptr);
 8000f32:	4b29      	ldr	r3, [pc, #164]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fe67 	bl	8000c0e <ASM_SPI_TXDR_Set>
			printf("Sent data: %d \n", *tx_ptr);
 8000f40:	4b25      	ldr	r3, [pc, #148]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4824      	ldr	r0, [pc, #144]	@ (8000fdc <SPI1_IRQHandler+0xec>)
 8000f4c:	f000 f9ca 	bl	80012e4 <iprintf>
			*(tx_ptr++);
 8000f50:	4b21      	ldr	r3, [pc, #132]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	1c5a      	adds	r2, r3, #1
 8000f56:	4920      	ldr	r1, [pc, #128]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f58:	600a      	str	r2, [r1, #0]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
			if(*tx_ptr==99){
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b63      	cmp	r3, #99	@ 0x63
 8000f66:	d114      	bne.n	8000f92 <SPI1_IRQHandler+0xa2>
				tx_ptr = &tx_buffer;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <SPI1_IRQHandler+0xe8>)
 8000f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8000fe0 <SPI1_IRQHandler+0xf0>)
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	e010      	b.n	8000f92 <SPI1_IRQHandler+0xa2>
			}

		}
		else{
			printf("not");
 8000f70:	481c      	ldr	r0, [pc, #112]	@ (8000fe4 <SPI1_IRQHandler+0xf4>)
 8000f72:	f000 f9b7 	bl	80012e4 <iprintf>
	* RxFIFO if SPI is enabled. RXP value depends on the FIFO threshold (FTHLV[3:0]), data
	* frame size (DSIZE[4:0] in SPI mode), and actual communication flow. If the data packet is
	* read by performing consecutive read operations from SPI_RXDR, RXP flag must be
	* checked again once a complete data packet is read out from RxFIFO.
	*/
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000f76:	e00c      	b.n	8000f92 <SPI1_IRQHandler+0xa2>
		//printf("RxFIFO contains at least one data packet\n");
		rx_buffer = ASM_SPI_RXDR_Get();
 8000f78:	f7ff fe51 	bl	8000c1e <ASM_SPI_RXDR_Get>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <SPI1_IRQHandler+0xf8>)
 8000f82:	701a      	strb	r2, [r3, #0]
		printf("Received: %d \n", rx_buffer);
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <SPI1_IRQHandler+0xf8>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4817      	ldr	r0, [pc, #92]	@ (8000fec <SPI1_IRQHandler+0xfc>)
 8000f8e:	f000 f9a9 	bl	80012e4 <iprintf>
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000f92:	f7ff fd00 	bl	8000996 <ASM_SPI_SR_Get>
 8000f96:	4603      	mov	r3, r0
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1eb      	bne.n	8000f78 <SPI1_IRQHandler+0x88>

	}

	//Bit 6 OVR: overrun
	if(ASM_SPI_SR_Get() & (0x1U << 6)){
 8000fa0:	f7ff fcf9 	bl	8000996 <ASM_SPI_SR_Get>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d006      	beq.n	8000fbc <SPI1_IRQHandler+0xcc>
		printf("Overrun.\n");
 8000fae:	4810      	ldr	r0, [pc, #64]	@ (8000ff0 <SPI1_IRQHandler+0x100>)
 8000fb0:	f000 fa00 	bl	80013b4 <puts>
		ASM_SPI_RXDR_Get(); //clear RxFIFO
 8000fb4:	f7ff fe33 	bl	8000c1e <ASM_SPI_RXDR_Get>
		ASM_SPI_IFCR_OVRC();
 8000fb8:	f7ff fcfd 	bl	80009b6 <ASM_SPI_IFCR_OVRC>
	* This bit is cleared by software write 1 to TXTFC bit of SPI_IFCR exclusively.
	* TXTF flag triggers an interrupt if TXTFIE bit is set.
	* TXTF setting clears the TXPIE and DXPIE masks so to off-load application software from
	* calculating when to disable TXP and DXP interrupts.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 4)){
 8000fbc:	f7ff fceb 	bl	8000996 <ASM_SPI_SR_Get>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f003 0310 	and.w	r3, r3, #16
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SPI1_IRQHandler+0xde>
		//printf("TxFIFO upload is finished.\n");
		ASM_SPI_IFCR_TXTFC();
 8000fca:	f7ff fcfe 	bl	80009ca <ASM_SPI_IFCR_TXTFC>
	}



}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000080 	.word	0x20000080
 8000fd8:	20000088 	.word	0x20000088
 8000fdc:	08002120 	.word	0x08002120
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	08002130 	.word	0x08002130
 8000fe8:	20000084 	.word	0x20000084
 8000fec:	08002134 	.word	0x08002134
 8000ff0:	08002144 	.word	0x08002144

08000ff4 <RCC_init>:

void RCC_init(){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0

	ASM_RCC_CR_HSI16();
 8000ffa:	f7ff fbad 	bl	8000758 <ASM_RCC_CR_HSI16>
	while(!ASM_RCC_CR_HSI16RDY());
 8000ffe:	bf00      	nop
 8001000:	f7ff fbb1 	bl	8000766 <ASM_RCC_CR_HSI16RDY>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0fa      	beq.n	8001000 <RCC_init+0xc>

	//ASM_RCC_CR_PLL1();
	//while(!ASM_RCC_CR_PLL1RDY());

	//Activate MCO gpio pin PA8
	ASM_RCC_AHB2ENR1_GPIOAEN_Set();
 800100a:	f7ff facd 	bl	80005a8 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>
	GPIOA_MODER_Set_Alt_Function();
 800100e:	f7ff fa36 	bl	800047e <GPIOA_MODER_Set_Alt_Function>
	GPIOA_AFRH_Set_Alt_Function();
 8001012:	f7ff fa42 	bl	800049a <GPIOA_AFRH_Set_Alt_Function>
	GPIOA_OSPEEDR_Set();
 8001016:	f7ff fa4a 	bl	80004ae <GPIOA_OSPEEDR_Set>


	uint8_t msik_range = 4;
 800101a:	2304      	movs	r3, #4
 800101c:	71fb      	strb	r3, [r7, #7]
	ASM_RCC_ICSCR1_MSIKRANGE_SET(msik_range);
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fc75 	bl	8000910 <ASM_RCC_ICSCR1_MSIKRANGE_SET>
	ASM_RCC_ICSCR1_MSIRGSEL_1();
 8001026:	f7ff fc81 	bl	800092c <ASM_RCC_ICSCR1_MSIRGSEL_1>

	// Read clock frequency
			//

			ASM_RCC_CFGR1_MCOSEL_HSI16();
 800102a:	f7ff fb33 	bl	8000694 <ASM_RCC_CFGR1_MCOSEL_HSI16>
			//ASM_RCC_CFGR1_MCOSEL_HSE();
	//		ASM_RCC_CFGR1_MCOSEL_PLL1();

//	  ASM_RCC_CFGR1_SW_PLL1();
	//  while(!(ASM_RCC_CFGR1_SWS() & 0x3U));
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <GPIO_SPI_init>:

void GPIO_SPI_init(){
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0

	ASM_RCC_AHB2ENR1_GPIOEEN_Set();
 800103a:	f7ff faab 	bl	8000594 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>
	ASM_RCC_AHB2ENR1_GPIOCEN_Set();
 800103e:	f7ff fac6 	bl	80005ce <ASM_RCC_AHB2ENR1_GPIOCEN_Set>
	ASM_RCC_AHB2ENR1_GPIODEN_Set();
 8001042:	f7ff faba 	bl	80005ba <ASM_RCC_AHB2ENR1_GPIODEN_Set>

	//Configure GPIOE
	GPIOE_MODER_Set_Alt_Function();
 8001046:	f7ff f917 	bl	8000278 <GPIOE_MODER_Set_Alt_Function>
	GPIOE_AFRH_Set_Alt_Function();
 800104a:	f7ff f938 	bl	80002be <GPIOE_AFRH_Set_Alt_Function>
	GPIOE_OSPEEDR_Set();
 800104e:	f7ff f959 	bl	8000304 <GPIOE_OSPEEDR_Set>
  //GPIOE_PUPDR_Set();

	GPIOE_PUPDR_MOSI_UP();
 8001052:	f7ff f9c1 	bl	80003d8 <GPIOE_PUPDR_MOSI_UP>
  //GPIOE_PUPDR_MOSI_DOWN();
	GPIOE_PUPDR_MISO_UP();
 8001056:	f7ff f9ab 	bl	80003b0 <GPIOE_PUPDR_MISO_UP>
  //GPIOE_PUPDR_SCK_UP();
  //GPIOE_PUPDR_CLEAR(26);
  //GPIOE_PUPDR_SCK_DOWN();

  //** GPIOE_PUPDR_NSS register bit value gets overwritten by SPI_SSIOP bit (SS input/output polarity)
	GPIOE_PUPDR_NSS_UP();
 800105a:	f7ff f981 	bl	8000360 <GPIOE_PUPDR_NSS_UP>
  //GPIOE_PUPDR_NSS_DOWN();

	//Configure GPIOC for RDY
	//Configure GPIOC for RDY
		// PC1
	GPIOC_MODER_Input();
 800105e:	f7ff f9c5 	bl	80003ec <GPIOC_MODER_Input>
	GPIOC_PUPDR_RDY_DOWN();
 8001062:	f7ff f9e3 	bl	800042c <GPIOC_PUPDR_RDY_DOWN>
	//lock
//	GPIOC_LCKR_PIN1_LCKK_0();
//	GPIOC_LCKR_PIN1_LCKK_1();
//	GPIOC_LCKR_PIN1_LCKK_0();
//	GPIOC_LCKR_PIN1_LCKK_1();
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}

0800106a <SPI_init>:

void SPI_init(){
 800106a:	b580      	push	{r7, lr}
 800106c:	af00      	add	r7, sp, #0
	 */

	//ASM_RCC_CCIPR1_SPI1SEL_PCLK2();
	//ASM_RCC_CCIPR1_SPI1SEL_SYSCLK();
	//ASM_RCC_CCIPR1_SPI1SEL_HSI16();
	ASM_RCC_CCIPR1_SPI1SEL_MSIK();
 800106e:	f7ff fac2 	bl	80005f6 <ASM_RCC_CCIPR1_SPI1SEL_MSIK>



	//ASM_RCC_CFGR2_HPRE_2();
	//ASM_RCC_CFGR2_PCLK2_2();
	ASM_RCC_APB2ENR_SPI1_Set();
 8001072:	f7ff fab6 	bl	80005e2 <ASM_RCC_APB2ENR_SPI1_Set>
	/**
	 * SSIOP: SS input/output polarity.
	 * 0: low level is active for SS signal
	 * 1: high level is active for SS signal
	 */
	ASM_SPI_CFG2_SSIOP_0();
 8001076:	f7ff fdd8 	bl	8000c2a <ASM_SPI_CFG2_SSIOP_0>
	 * 0: SS is kept at active level till data transfer is completed,
	 *    it becomes inactive with with EOT flag
	 * 1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
	 */
	//ASM_SPI_CFG2_SSOM_1();	//SS output management, interleave with non-active pulse
    ASM_SPI_CFG2_SSOM_0(); //SS output management, SS keep active till EOT flag
 800107a:	f7ff fd31 	bl	8000ae0 <ASM_SPI_CFG2_SSOM_0>
	 * 0001: 1 clock cycle period delay
	 * ...
	 * 1111: 15 clock cycle periods delay
	 * Note: This feature is not supported in TI mode.
	 */
	ASM_SPI_CFG2_MIDI_Set();
 800107e:	f7ff fd3a 	bl	8000af6 <ASM_SPI_CFG2_MIDI_Set>
	 * When master uses hardware SS output (SSM = 0 and SSOE = 1)
	 * the SS signal input is forced to not active state internally
	 * to prevent master mode fault error.
	 */
  //ASM_SPI_CFG2_SSM_0();
    ASM_SPI_CFG2_SSM_1();
 8001082:	f7ff fcf5 	bl	8000a70 <ASM_SPI_CFG2_SSM_1>
	 * 0: SS output is disabled and the SPI can work in multimaster configuration
	 * 1: SS output is enabled. The SPI cannot work in a multimaster environment.
	 * It forces the SS pin at inactive level after the transfer is completed
	 * or SPI is disabled with respect to SSOM, MIDI, MSSI, SSIOP bits setting
	 */
	ASM_SPI_CFG2_SSOE_1();	//SS output enabled(master mode only)
 8001086:	f7ff fcfd 	bl	8000a84 <ASM_SPI_CFG2_SSOE_1>
	/**
	 * Bit 22 MASTER: SPI Master
	 * 0: SPI Slave
	 * 1: SPI Master
	 */
	ASM_SPI_CFG2_MASTER_Set();
 800108a:	f7ff fcb1 	bl	80009f0 <ASM_SPI_CFG2_MASTER_Set>
	 * 00: full-duplex
	 * 01: simplex transmitter
	 * 10: simplex receiver
	 * 11: half-duplex
	 */
	ASM_SPI_CFG2_COMM_Full_Duplex();
 800108e:	f7ff fcb9 	bl	8000a04 <ASM_SPI_CFG2_COMM_Full_Duplex>
	/**
	 * Bit 25 CPOL: clock polarity
	 * 0: SCK signal is at 0 when idle
	 * 1: SCK signal is at 1 when idle
	 */
	ASM_SPI_CFG2_CPOL_0();
 8001092:	f7ff fcc2 	bl	8000a1a <ASM_SPI_CFG2_CPOL_0>
	/**
	 * Bit 24 CPHA: clock phase
	 * 0: the first clock transition is the first data capture edge
	 * 1: the second clock transition is the first data capture edge
	 */
	ASM_SPI_CFG2_CPHA_0();
 8001096:	f7ff fcd5 	bl	8000a44 <ASM_SPI_CFG2_CPHA_0>
	 * .....
	 * 11101: 30 bits
	 * 11110: 31 bits
	 * 11111: 32 bits
	 */
	ASM_SPI_CFG1_DSIZE_8();
 800109a:	f7ff fcfd 	bl	8000a98 <ASM_SPI_CFG1_DSIZE_8>
	* â€“ If SPI data register is accessed as a 32-bit register and DSIZE> 8 bit, better to select
	* FTHLV = 2, 4, 6, while if DSIZE â‰¤ 8bit, better to select FTHLV = 4, 8, 12.
	* Note: FTHLV[3:2] bits are reserved at instances with limited set of features
	*/
	//ASM_SPI_CFG1_FTHLV_2();
	ASM_SPI_CFG1_FTHLV_1();
 800109e:	f7ff fd0a 	bl	8000ab6 <ASM_SPI_CFG1_FTHLV_1>
	 * Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
	 * 0: bypass is disabled
	 * 1: bypass is enabled
	 */
  //ASM_SPI_CFG1_BPASS_0();
	ASM_SPI_CFG1_BPASS_1();
 80010a2:	f7ff fd57 	bl	8000b54 <ASM_SPI_CFG1_BPASS_1>
	 * Bit 23 LSBFRST: data frame format
	 * 0: MSB transmitted first
	 * 1: LSB transmitted first
	 */
	//ASM_SPI_CFG2_LSBFRST_MSB();
	ASM_SPI_CFG2_LSBFRST_LSB();
 80010a6:	f7ff fd6a 	bl	8000b7e <ASM_SPI_CFG2_LSBFRST_LSB>
	* Endless transaction is initialized when CSTART is set while zero value is stored at TSIZE.
	* TSIZE cannot be set to 0xFFFF respective 0x3FFF value when CRC is enabled.
	* Note: TSIZE[15:10] bits are reserved at limited feature set instances and must be kept at reset
	* value.
	*/
	ASM_SPI_CR2_TSIZE();
 80010aa:	f7ff fc98 	bl	80009de <ASM_SPI_CR2_TSIZE>

	//ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY();

	//Enable interrupts on SPI1
	ASM_SPI_IER_EOTIE_Set();
 80010ae:	f7ff fc4b 	bl	8000948 <ASM_SPI_IER_EOTIE_Set>
	ASM_SPI_IER_TXPIE_Set();
 80010b2:	f7ff fc53 	bl	800095c <ASM_SPI_IER_TXPIE_Set>
	ASM_SPI_IER_TXTFIE_Set();
 80010b6:	f7ff fc64 	bl	8000982 <ASM_SPI_IER_TXTFIE_Set>
	ASM_SPI_IER_RXPIE_Set();
 80010ba:	f7ff fc59 	bl	8000970 <ASM_SPI_IER_RXPIE_Set>
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <SPI_start>:

void SPI_start(){
 80010c2:	b580      	push	{r7, lr}
 80010c4:	af00      	add	r7, sp, #0
	 * Bit 0 SPE: serial peripheral enable
	 * This bit is set by and cleared by software.
	 * 0: Serial peripheral disabled.
	 * 1: Serial peripheral enabled
	 */
	ASM_SPI_CR1_SPE_1();
 80010c6:	f7ff fd6e 	bl	8000ba6 <ASM_SPI_CR1_SPE_1>
	 * 1: master transfer is ongoing or temporary suspended by automatic suspend
	 * In SPI mode, the bit is taken into account at master mode only.
	 * If transmission is enabled, communication starts or continues
	 * only if any data is available 	 * in the transmission FIFO.
	*/
	ASM_SPI_CR1_CSTART_1();
 80010ca:	f7ff fd81 	bl	8000bd0 <ASM_SPI_CR1_CSTART_1>
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <TIM8_init>:

void TIM8_init(){
 80010d2:	b580      	push	{r7, lr}
 80010d4:	af00      	add	r7, sp, #0

	ASM_RCC_APB2ENR_TIM8EN_Set();
 80010d6:	f7ff fa53 	bl	8000580 <ASM_RCC_APB2ENR_TIM8EN_Set>
	//configure TIM2 timer
	TIM8_Set_PSC_Value();
 80010da:	f7ff fdc7 	bl	8000c6c <TIM8_Set_PSC_Value>
	TIM8_Set_ARR_Value();
 80010de:	f7ff fdcf 	bl	8000c80 <TIM8_Set_ARR_Value>
	TIM8_Clear_UIF_Flag();
 80010e2:	f7ff fdd9 	bl	8000c98 <TIM8_Clear_UIF_Flag>
	TIM8_Set_CCnS_To_Channel_Output();
 80010e6:	f7ff fde1 	bl	8000cac <TIM8_Set_CCnS_To_Channel_Output>
	TIM8_Set_DITHEN_False();
 80010ea:	f7ff fdea 	bl	8000cc2 <TIM8_Set_DITHEN_False>
	TIM8_Set_CCRn_WaveGen_Value();
 80010ee:	f7ff fdf3 	bl	8000cd8 <TIM8_Set_CCRn_WaveGen_Value>
	TIM8_Set_DIR_UpCounter();
 80010f2:	f7ff fe08 	bl	8000d06 <TIM8_Set_DIR_UpCounter>
	TIM8_Set_MMS_Update_Trigger_Output();
 80010f6:	f7ff fe40 	bl	8000d7a <TIM8_Set_MMS_Update_Trigger_Output>
	//TIM8_Set_OCnM_To_Toggle_Mode();
	TIM8_Set_CC1P_Polarity_ActiveHigh();
 80010fa:	f7ff fe21 	bl	8000d40 <TIM8_Set_CC1P_Polarity_ActiveHigh>
	TIM8_Set_CCnE_Output_Enable_To_GPIO();
 80010fe:	f7ff fe2a 	bl	8000d56 <TIM8_Set_CCnE_Output_Enable_To_GPIO>
	TIM8_Set_UIF_Update_Interrupt_Enable();
 8001102:	f7ff fe48 	bl	8000d96 <TIM8_Set_UIF_Update_Interrupt_Enable>
	TIM8_Set_CC1IE_Update_Interrupt_Enable();
 8001106:	f7ff fe4f 	bl	8000da8 <TIM8_Set_CC1IE_Update_Interrupt_Enable>
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001110:	f8df d030 	ldr.w	sp, [pc, #48]	@ 8001144 <LoopForever+0x2>
/* Call the clock system initialization function.*/
//  bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001114:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001116:	e003      	b.n	8001120 <LoopCopyDataInit>

08001118 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001118:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800111a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800111c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800111e:	3104      	adds	r1, #4

08001120 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001120:	480a      	ldr	r0, [pc, #40]	@ (800114c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001122:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001124:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001126:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001128:	d3f6      	bcc.n	8001118 <CopyDataInit>
	ldr	r2, =_sbss
 800112a:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <LoopForever+0x12>)
	b	LoopFillZerobss
 800112c:	e002      	b.n	8001134 <LoopFillZerobss>

0800112e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800112e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001130:	f842 3b04 	str.w	r3, [r2], #4

08001134 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <LoopForever+0x16>)
	cmp	r2, r3
 8001136:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001138:	d3f9      	bcc.n	800112e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800113a:	f000 fa69 	bl	8001610 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800113e:	f7ff fe93 	bl	8000e68 <main>

08001142 <LoopForever>:

LoopForever:
    b LoopForever
 8001142:	e7fe      	b.n	8001142 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001144:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001148:	08002188 	.word	0x08002188
	ldr	r0, =_sdata
 800114c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001150:	20000064 	.word	0x20000064
	ldr	r2, =_sbss
 8001154:	20000064 	.word	0x20000064
	ldr	r3, = _ebss
 8001158:	200001e0 	.word	0x200001e0

0800115c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800115c:	e7fe      	b.n	800115c <ADC1_IRQHandler>
	...

08001160 <std>:
 8001160:	2300      	movs	r3, #0
 8001162:	b510      	push	{r4, lr}
 8001164:	4604      	mov	r4, r0
 8001166:	6083      	str	r3, [r0, #8]
 8001168:	8181      	strh	r1, [r0, #12]
 800116a:	4619      	mov	r1, r3
 800116c:	6643      	str	r3, [r0, #100]	@ 0x64
 800116e:	81c2      	strh	r2, [r0, #14]
 8001170:	2208      	movs	r2, #8
 8001172:	6183      	str	r3, [r0, #24]
 8001174:	e9c0 3300 	strd	r3, r3, [r0]
 8001178:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800117c:	305c      	adds	r0, #92	@ 0x5c
 800117e:	f000 f9f9 	bl	8001574 <memset>
 8001182:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <std+0x58>)
 8001184:	6224      	str	r4, [r4, #32]
 8001186:	6263      	str	r3, [r4, #36]	@ 0x24
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <std+0x5c>)
 800118a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <std+0x60>)
 800118e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001190:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <std+0x64>)
 8001192:	6323      	str	r3, [r4, #48]	@ 0x30
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <std+0x68>)
 8001196:	429c      	cmp	r4, r3
 8001198:	d006      	beq.n	80011a8 <std+0x48>
 800119a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800119e:	4294      	cmp	r4, r2
 80011a0:	d002      	beq.n	80011a8 <std+0x48>
 80011a2:	33d0      	adds	r3, #208	@ 0xd0
 80011a4:	429c      	cmp	r4, r3
 80011a6:	d105      	bne.n	80011b4 <std+0x54>
 80011a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80011ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011b0:	f000 ba52 	b.w	8001658 <__retarget_lock_init_recursive>
 80011b4:	bd10      	pop	{r4, pc}
 80011b6:	bf00      	nop
 80011b8:	080013c5 	.word	0x080013c5
 80011bc:	080013e7 	.word	0x080013e7
 80011c0:	0800141f 	.word	0x0800141f
 80011c4:	08001443 	.word	0x08001443
 80011c8:	20000090 	.word	0x20000090

080011cc <stdio_exit_handler>:
 80011cc:	4a02      	ldr	r2, [pc, #8]	@ (80011d8 <stdio_exit_handler+0xc>)
 80011ce:	4903      	ldr	r1, [pc, #12]	@ (80011dc <stdio_exit_handler+0x10>)
 80011d0:	4803      	ldr	r0, [pc, #12]	@ (80011e0 <stdio_exit_handler+0x14>)
 80011d2:	f000 b869 	b.w	80012a8 <_fwalk_sglue>
 80011d6:	bf00      	nop
 80011d8:	20000008 	.word	0x20000008
 80011dc:	08001f01 	.word	0x08001f01
 80011e0:	20000018 	.word	0x20000018

080011e4 <cleanup_stdio>:
 80011e4:	6841      	ldr	r1, [r0, #4]
 80011e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001218 <cleanup_stdio+0x34>)
 80011e8:	4299      	cmp	r1, r3
 80011ea:	b510      	push	{r4, lr}
 80011ec:	4604      	mov	r4, r0
 80011ee:	d001      	beq.n	80011f4 <cleanup_stdio+0x10>
 80011f0:	f000 fe86 	bl	8001f00 <_fflush_r>
 80011f4:	68a1      	ldr	r1, [r4, #8]
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <cleanup_stdio+0x38>)
 80011f8:	4299      	cmp	r1, r3
 80011fa:	d002      	beq.n	8001202 <cleanup_stdio+0x1e>
 80011fc:	4620      	mov	r0, r4
 80011fe:	f000 fe7f 	bl	8001f00 <_fflush_r>
 8001202:	68e1      	ldr	r1, [r4, #12]
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <cleanup_stdio+0x3c>)
 8001206:	4299      	cmp	r1, r3
 8001208:	d004      	beq.n	8001214 <cleanup_stdio+0x30>
 800120a:	4620      	mov	r0, r4
 800120c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001210:	f000 be76 	b.w	8001f00 <_fflush_r>
 8001214:	bd10      	pop	{r4, pc}
 8001216:	bf00      	nop
 8001218:	20000090 	.word	0x20000090
 800121c:	200000f8 	.word	0x200000f8
 8001220:	20000160 	.word	0x20000160

08001224 <global_stdio_init.part.0>:
 8001224:	b510      	push	{r4, lr}
 8001226:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <global_stdio_init.part.0+0x30>)
 8001228:	2104      	movs	r1, #4
 800122a:	4c0b      	ldr	r4, [pc, #44]	@ (8001258 <global_stdio_init.part.0+0x34>)
 800122c:	4a0b      	ldr	r2, [pc, #44]	@ (800125c <global_stdio_init.part.0+0x38>)
 800122e:	4620      	mov	r0, r4
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	f7ff ff94 	bl	8001160 <std>
 8001238:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800123c:	2201      	movs	r2, #1
 800123e:	2109      	movs	r1, #9
 8001240:	f7ff ff8e 	bl	8001160 <std>
 8001244:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001248:	2202      	movs	r2, #2
 800124a:	2112      	movs	r1, #18
 800124c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001250:	f7ff bf86 	b.w	8001160 <std>
 8001254:	200001c8 	.word	0x200001c8
 8001258:	20000090 	.word	0x20000090
 800125c:	080011cd 	.word	0x080011cd

08001260 <__sfp_lock_acquire>:
 8001260:	4801      	ldr	r0, [pc, #4]	@ (8001268 <__sfp_lock_acquire+0x8>)
 8001262:	f000 b9fa 	b.w	800165a <__retarget_lock_acquire_recursive>
 8001266:	bf00      	nop
 8001268:	200001d1 	.word	0x200001d1

0800126c <__sfp_lock_release>:
 800126c:	4801      	ldr	r0, [pc, #4]	@ (8001274 <__sfp_lock_release+0x8>)
 800126e:	f000 b9f5 	b.w	800165c <__retarget_lock_release_recursive>
 8001272:	bf00      	nop
 8001274:	200001d1 	.word	0x200001d1

08001278 <__sinit>:
 8001278:	b510      	push	{r4, lr}
 800127a:	4604      	mov	r4, r0
 800127c:	f7ff fff0 	bl	8001260 <__sfp_lock_acquire>
 8001280:	6a23      	ldr	r3, [r4, #32]
 8001282:	b11b      	cbz	r3, 800128c <__sinit+0x14>
 8001284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001288:	f7ff bff0 	b.w	800126c <__sfp_lock_release>
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <__sinit+0x28>)
 800128e:	6223      	str	r3, [r4, #32]
 8001290:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <__sinit+0x2c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f5      	bne.n	8001284 <__sinit+0xc>
 8001298:	f7ff ffc4 	bl	8001224 <global_stdio_init.part.0>
 800129c:	e7f2      	b.n	8001284 <__sinit+0xc>
 800129e:	bf00      	nop
 80012a0:	080011e5 	.word	0x080011e5
 80012a4:	200001c8 	.word	0x200001c8

080012a8 <_fwalk_sglue>:
 80012a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80012ac:	4607      	mov	r7, r0
 80012ae:	4688      	mov	r8, r1
 80012b0:	4614      	mov	r4, r2
 80012b2:	2600      	movs	r6, #0
 80012b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80012b8:	f1b9 0901 	subs.w	r9, r9, #1
 80012bc:	d505      	bpl.n	80012ca <_fwalk_sglue+0x22>
 80012be:	6824      	ldr	r4, [r4, #0]
 80012c0:	2c00      	cmp	r4, #0
 80012c2:	d1f7      	bne.n	80012b4 <_fwalk_sglue+0xc>
 80012c4:	4630      	mov	r0, r6
 80012c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80012ca:	89ab      	ldrh	r3, [r5, #12]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d907      	bls.n	80012e0 <_fwalk_sglue+0x38>
 80012d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80012d4:	3301      	adds	r3, #1
 80012d6:	d003      	beq.n	80012e0 <_fwalk_sglue+0x38>
 80012d8:	4629      	mov	r1, r5
 80012da:	4638      	mov	r0, r7
 80012dc:	47c0      	blx	r8
 80012de:	4306      	orrs	r6, r0
 80012e0:	3568      	adds	r5, #104	@ 0x68
 80012e2:	e7e9      	b.n	80012b8 <_fwalk_sglue+0x10>

080012e4 <iprintf>:
 80012e4:	b40f      	push	{r0, r1, r2, r3}
 80012e6:	b507      	push	{r0, r1, r2, lr}
 80012e8:	4906      	ldr	r1, [pc, #24]	@ (8001304 <iprintf+0x20>)
 80012ea:	ab04      	add	r3, sp, #16
 80012ec:	6808      	ldr	r0, [r1, #0]
 80012ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80012f2:	6881      	ldr	r1, [r0, #8]
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	f000 fad5 	bl	80018a4 <_vfiprintf_r>
 80012fa:	b003      	add	sp, #12
 80012fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001300:	b004      	add	sp, #16
 8001302:	4770      	bx	lr
 8001304:	20000014 	.word	0x20000014

08001308 <_puts_r>:
 8001308:	6a03      	ldr	r3, [r0, #32]
 800130a:	b570      	push	{r4, r5, r6, lr}
 800130c:	4605      	mov	r5, r0
 800130e:	460e      	mov	r6, r1
 8001310:	6884      	ldr	r4, [r0, #8]
 8001312:	b90b      	cbnz	r3, 8001318 <_puts_r+0x10>
 8001314:	f7ff ffb0 	bl	8001278 <__sinit>
 8001318:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800131a:	07db      	lsls	r3, r3, #31
 800131c:	d405      	bmi.n	800132a <_puts_r+0x22>
 800131e:	89a3      	ldrh	r3, [r4, #12]
 8001320:	0598      	lsls	r0, r3, #22
 8001322:	d402      	bmi.n	800132a <_puts_r+0x22>
 8001324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001326:	f000 f998 	bl	800165a <__retarget_lock_acquire_recursive>
 800132a:	89a3      	ldrh	r3, [r4, #12]
 800132c:	0719      	lsls	r1, r3, #28
 800132e:	d502      	bpl.n	8001336 <_puts_r+0x2e>
 8001330:	6923      	ldr	r3, [r4, #16]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d135      	bne.n	80013a2 <_puts_r+0x9a>
 8001336:	4621      	mov	r1, r4
 8001338:	4628      	mov	r0, r5
 800133a:	f000 f8c5 	bl	80014c8 <__swsetup_r>
 800133e:	b380      	cbz	r0, 80013a2 <_puts_r+0x9a>
 8001340:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001344:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001346:	07da      	lsls	r2, r3, #31
 8001348:	d405      	bmi.n	8001356 <_puts_r+0x4e>
 800134a:	89a3      	ldrh	r3, [r4, #12]
 800134c:	059b      	lsls	r3, r3, #22
 800134e:	d402      	bmi.n	8001356 <_puts_r+0x4e>
 8001350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001352:	f000 f983 	bl	800165c <__retarget_lock_release_recursive>
 8001356:	4628      	mov	r0, r5
 8001358:	bd70      	pop	{r4, r5, r6, pc}
 800135a:	2b00      	cmp	r3, #0
 800135c:	da04      	bge.n	8001368 <_puts_r+0x60>
 800135e:	69a2      	ldr	r2, [r4, #24]
 8001360:	429a      	cmp	r2, r3
 8001362:	dc17      	bgt.n	8001394 <_puts_r+0x8c>
 8001364:	290a      	cmp	r1, #10
 8001366:	d015      	beq.n	8001394 <_puts_r+0x8c>
 8001368:	6823      	ldr	r3, [r4, #0]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	6022      	str	r2, [r4, #0]
 800136e:	7019      	strb	r1, [r3, #0]
 8001370:	68a3      	ldr	r3, [r4, #8]
 8001372:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001376:	3b01      	subs	r3, #1
 8001378:	60a3      	str	r3, [r4, #8]
 800137a:	2900      	cmp	r1, #0
 800137c:	d1ed      	bne.n	800135a <_puts_r+0x52>
 800137e:	2b00      	cmp	r3, #0
 8001380:	da11      	bge.n	80013a6 <_puts_r+0x9e>
 8001382:	4622      	mov	r2, r4
 8001384:	210a      	movs	r1, #10
 8001386:	4628      	mov	r0, r5
 8001388:	f000 f85f 	bl	800144a <__swbuf_r>
 800138c:	3001      	adds	r0, #1
 800138e:	d0d7      	beq.n	8001340 <_puts_r+0x38>
 8001390:	250a      	movs	r5, #10
 8001392:	e7d7      	b.n	8001344 <_puts_r+0x3c>
 8001394:	4622      	mov	r2, r4
 8001396:	4628      	mov	r0, r5
 8001398:	f000 f857 	bl	800144a <__swbuf_r>
 800139c:	3001      	adds	r0, #1
 800139e:	d1e7      	bne.n	8001370 <_puts_r+0x68>
 80013a0:	e7ce      	b.n	8001340 <_puts_r+0x38>
 80013a2:	3e01      	subs	r6, #1
 80013a4:	e7e4      	b.n	8001370 <_puts_r+0x68>
 80013a6:	6823      	ldr	r3, [r4, #0]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	6022      	str	r2, [r4, #0]
 80013ac:	220a      	movs	r2, #10
 80013ae:	701a      	strb	r2, [r3, #0]
 80013b0:	e7ee      	b.n	8001390 <_puts_r+0x88>
	...

080013b4 <puts>:
 80013b4:	4b02      	ldr	r3, [pc, #8]	@ (80013c0 <puts+0xc>)
 80013b6:	4601      	mov	r1, r0
 80013b8:	6818      	ldr	r0, [r3, #0]
 80013ba:	f7ff bfa5 	b.w	8001308 <_puts_r>
 80013be:	bf00      	nop
 80013c0:	20000014 	.word	0x20000014

080013c4 <__sread>:
 80013c4:	b510      	push	{r4, lr}
 80013c6:	460c      	mov	r4, r1
 80013c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80013cc:	f000 f8fc 	bl	80015c8 <_read_r>
 80013d0:	2800      	cmp	r0, #0
 80013d2:	bfab      	itete	ge
 80013d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80013d6:	89a3      	ldrhlt	r3, [r4, #12]
 80013d8:	181b      	addge	r3, r3, r0
 80013da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80013de:	bfac      	ite	ge
 80013e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80013e2:	81a3      	strhlt	r3, [r4, #12]
 80013e4:	bd10      	pop	{r4, pc}

080013e6 <__swrite>:
 80013e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013ea:	461f      	mov	r7, r3
 80013ec:	898b      	ldrh	r3, [r1, #12]
 80013ee:	4605      	mov	r5, r0
 80013f0:	460c      	mov	r4, r1
 80013f2:	05db      	lsls	r3, r3, #23
 80013f4:	4616      	mov	r6, r2
 80013f6:	d505      	bpl.n	8001404 <__swrite+0x1e>
 80013f8:	2302      	movs	r3, #2
 80013fa:	2200      	movs	r2, #0
 80013fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001400:	f000 f8d0 	bl	80015a4 <_lseek_r>
 8001404:	89a3      	ldrh	r3, [r4, #12]
 8001406:	4632      	mov	r2, r6
 8001408:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800140c:	4628      	mov	r0, r5
 800140e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001412:	81a3      	strh	r3, [r4, #12]
 8001414:	463b      	mov	r3, r7
 8001416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800141a:	f000 b8e7 	b.w	80015ec <_write_r>

0800141e <__sseek>:
 800141e:	b510      	push	{r4, lr}
 8001420:	460c      	mov	r4, r1
 8001422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001426:	f000 f8bd 	bl	80015a4 <_lseek_r>
 800142a:	1c43      	adds	r3, r0, #1
 800142c:	89a3      	ldrh	r3, [r4, #12]
 800142e:	bf15      	itete	ne
 8001430:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001432:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001436:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800143a:	81a3      	strheq	r3, [r4, #12]
 800143c:	bf18      	it	ne
 800143e:	81a3      	strhne	r3, [r4, #12]
 8001440:	bd10      	pop	{r4, pc}

08001442 <__sclose>:
 8001442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001446:	f000 b89d 	b.w	8001584 <_close_r>

0800144a <__swbuf_r>:
 800144a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144c:	460e      	mov	r6, r1
 800144e:	4614      	mov	r4, r2
 8001450:	4605      	mov	r5, r0
 8001452:	b118      	cbz	r0, 800145c <__swbuf_r+0x12>
 8001454:	6a03      	ldr	r3, [r0, #32]
 8001456:	b90b      	cbnz	r3, 800145c <__swbuf_r+0x12>
 8001458:	f7ff ff0e 	bl	8001278 <__sinit>
 800145c:	69a3      	ldr	r3, [r4, #24]
 800145e:	60a3      	str	r3, [r4, #8]
 8001460:	89a3      	ldrh	r3, [r4, #12]
 8001462:	071a      	lsls	r2, r3, #28
 8001464:	d501      	bpl.n	800146a <__swbuf_r+0x20>
 8001466:	6923      	ldr	r3, [r4, #16]
 8001468:	b943      	cbnz	r3, 800147c <__swbuf_r+0x32>
 800146a:	4621      	mov	r1, r4
 800146c:	4628      	mov	r0, r5
 800146e:	f000 f82b 	bl	80014c8 <__swsetup_r>
 8001472:	b118      	cbz	r0, 800147c <__swbuf_r+0x32>
 8001474:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001478:	4638      	mov	r0, r7
 800147a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	b2f6      	uxtb	r6, r6
 8001480:	6922      	ldr	r2, [r4, #16]
 8001482:	4637      	mov	r7, r6
 8001484:	1a98      	subs	r0, r3, r2
 8001486:	6963      	ldr	r3, [r4, #20]
 8001488:	4283      	cmp	r3, r0
 800148a:	dc05      	bgt.n	8001498 <__swbuf_r+0x4e>
 800148c:	4621      	mov	r1, r4
 800148e:	4628      	mov	r0, r5
 8001490:	f000 fd36 	bl	8001f00 <_fflush_r>
 8001494:	2800      	cmp	r0, #0
 8001496:	d1ed      	bne.n	8001474 <__swbuf_r+0x2a>
 8001498:	68a3      	ldr	r3, [r4, #8]
 800149a:	3b01      	subs	r3, #1
 800149c:	60a3      	str	r3, [r4, #8]
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	1c5a      	adds	r2, r3, #1
 80014a2:	6022      	str	r2, [r4, #0]
 80014a4:	701e      	strb	r6, [r3, #0]
 80014a6:	1c43      	adds	r3, r0, #1
 80014a8:	6962      	ldr	r2, [r4, #20]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d004      	beq.n	80014b8 <__swbuf_r+0x6e>
 80014ae:	89a3      	ldrh	r3, [r4, #12]
 80014b0:	07db      	lsls	r3, r3, #31
 80014b2:	d5e1      	bpl.n	8001478 <__swbuf_r+0x2e>
 80014b4:	2e0a      	cmp	r6, #10
 80014b6:	d1df      	bne.n	8001478 <__swbuf_r+0x2e>
 80014b8:	4621      	mov	r1, r4
 80014ba:	4628      	mov	r0, r5
 80014bc:	f000 fd20 	bl	8001f00 <_fflush_r>
 80014c0:	2800      	cmp	r0, #0
 80014c2:	d0d9      	beq.n	8001478 <__swbuf_r+0x2e>
 80014c4:	e7d6      	b.n	8001474 <__swbuf_r+0x2a>
	...

080014c8 <__swsetup_r>:
 80014c8:	b538      	push	{r3, r4, r5, lr}
 80014ca:	4b29      	ldr	r3, [pc, #164]	@ (8001570 <__swsetup_r+0xa8>)
 80014cc:	4605      	mov	r5, r0
 80014ce:	460c      	mov	r4, r1
 80014d0:	6818      	ldr	r0, [r3, #0]
 80014d2:	b118      	cbz	r0, 80014dc <__swsetup_r+0x14>
 80014d4:	6a03      	ldr	r3, [r0, #32]
 80014d6:	b90b      	cbnz	r3, 80014dc <__swsetup_r+0x14>
 80014d8:	f7ff fece 	bl	8001278 <__sinit>
 80014dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014e0:	0719      	lsls	r1, r3, #28
 80014e2:	d422      	bmi.n	800152a <__swsetup_r+0x62>
 80014e4:	06da      	lsls	r2, r3, #27
 80014e6:	d407      	bmi.n	80014f8 <__swsetup_r+0x30>
 80014e8:	2209      	movs	r2, #9
 80014ea:	602a      	str	r2, [r5, #0]
 80014ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014f4:	81a3      	strh	r3, [r4, #12]
 80014f6:	e033      	b.n	8001560 <__swsetup_r+0x98>
 80014f8:	0758      	lsls	r0, r3, #29
 80014fa:	d512      	bpl.n	8001522 <__swsetup_r+0x5a>
 80014fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80014fe:	b141      	cbz	r1, 8001512 <__swsetup_r+0x4a>
 8001500:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001504:	4299      	cmp	r1, r3
 8001506:	d002      	beq.n	800150e <__swsetup_r+0x46>
 8001508:	4628      	mov	r0, r5
 800150a:	f000 f8a9 	bl	8001660 <_free_r>
 800150e:	2300      	movs	r3, #0
 8001510:	6363      	str	r3, [r4, #52]	@ 0x34
 8001512:	89a3      	ldrh	r3, [r4, #12]
 8001514:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001518:	81a3      	strh	r3, [r4, #12]
 800151a:	2300      	movs	r3, #0
 800151c:	6063      	str	r3, [r4, #4]
 800151e:	6923      	ldr	r3, [r4, #16]
 8001520:	6023      	str	r3, [r4, #0]
 8001522:	89a3      	ldrh	r3, [r4, #12]
 8001524:	f043 0308 	orr.w	r3, r3, #8
 8001528:	81a3      	strh	r3, [r4, #12]
 800152a:	6923      	ldr	r3, [r4, #16]
 800152c:	b94b      	cbnz	r3, 8001542 <__swsetup_r+0x7a>
 800152e:	89a3      	ldrh	r3, [r4, #12]
 8001530:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001538:	d003      	beq.n	8001542 <__swsetup_r+0x7a>
 800153a:	4621      	mov	r1, r4
 800153c:	4628      	mov	r0, r5
 800153e:	f000 fd2c 	bl	8001f9a <__smakebuf_r>
 8001542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001546:	f013 0201 	ands.w	r2, r3, #1
 800154a:	d00a      	beq.n	8001562 <__swsetup_r+0x9a>
 800154c:	2200      	movs	r2, #0
 800154e:	60a2      	str	r2, [r4, #8]
 8001550:	6962      	ldr	r2, [r4, #20]
 8001552:	4252      	negs	r2, r2
 8001554:	61a2      	str	r2, [r4, #24]
 8001556:	6922      	ldr	r2, [r4, #16]
 8001558:	b942      	cbnz	r2, 800156c <__swsetup_r+0xa4>
 800155a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800155e:	d1c5      	bne.n	80014ec <__swsetup_r+0x24>
 8001560:	bd38      	pop	{r3, r4, r5, pc}
 8001562:	0799      	lsls	r1, r3, #30
 8001564:	bf58      	it	pl
 8001566:	6962      	ldrpl	r2, [r4, #20]
 8001568:	60a2      	str	r2, [r4, #8]
 800156a:	e7f4      	b.n	8001556 <__swsetup_r+0x8e>
 800156c:	2000      	movs	r0, #0
 800156e:	e7f7      	b.n	8001560 <__swsetup_r+0x98>
 8001570:	20000014 	.word	0x20000014

08001574 <memset>:
 8001574:	4402      	add	r2, r0
 8001576:	4603      	mov	r3, r0
 8001578:	4293      	cmp	r3, r2
 800157a:	d100      	bne.n	800157e <memset+0xa>
 800157c:	4770      	bx	lr
 800157e:	f803 1b01 	strb.w	r1, [r3], #1
 8001582:	e7f9      	b.n	8001578 <memset+0x4>

08001584 <_close_r>:
 8001584:	b538      	push	{r3, r4, r5, lr}
 8001586:	2300      	movs	r3, #0
 8001588:	4d05      	ldr	r5, [pc, #20]	@ (80015a0 <_close_r+0x1c>)
 800158a:	4604      	mov	r4, r0
 800158c:	4608      	mov	r0, r1
 800158e:	602b      	str	r3, [r5, #0]
 8001590:	f000 fd80 	bl	8002094 <_close>
 8001594:	1c43      	adds	r3, r0, #1
 8001596:	d102      	bne.n	800159e <_close_r+0x1a>
 8001598:	682b      	ldr	r3, [r5, #0]
 800159a:	b103      	cbz	r3, 800159e <_close_r+0x1a>
 800159c:	6023      	str	r3, [r4, #0]
 800159e:	bd38      	pop	{r3, r4, r5, pc}
 80015a0:	200001cc 	.word	0x200001cc

080015a4 <_lseek_r>:
 80015a4:	b538      	push	{r3, r4, r5, lr}
 80015a6:	4604      	mov	r4, r0
 80015a8:	4d06      	ldr	r5, [pc, #24]	@ (80015c4 <_lseek_r+0x20>)
 80015aa:	4608      	mov	r0, r1
 80015ac:	4611      	mov	r1, r2
 80015ae:	2200      	movs	r2, #0
 80015b0:	602a      	str	r2, [r5, #0]
 80015b2:	461a      	mov	r2, r3
 80015b4:	f000 fd86 	bl	80020c4 <_lseek>
 80015b8:	1c43      	adds	r3, r0, #1
 80015ba:	d102      	bne.n	80015c2 <_lseek_r+0x1e>
 80015bc:	682b      	ldr	r3, [r5, #0]
 80015be:	b103      	cbz	r3, 80015c2 <_lseek_r+0x1e>
 80015c0:	6023      	str	r3, [r4, #0]
 80015c2:	bd38      	pop	{r3, r4, r5, pc}
 80015c4:	200001cc 	.word	0x200001cc

080015c8 <_read_r>:
 80015c8:	b538      	push	{r3, r4, r5, lr}
 80015ca:	4604      	mov	r4, r0
 80015cc:	4d06      	ldr	r5, [pc, #24]	@ (80015e8 <_read_r+0x20>)
 80015ce:	4608      	mov	r0, r1
 80015d0:	4611      	mov	r1, r2
 80015d2:	2200      	movs	r2, #0
 80015d4:	602a      	str	r2, [r5, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	f000 fd7c 	bl	80020d4 <_read>
 80015dc:	1c43      	adds	r3, r0, #1
 80015de:	d102      	bne.n	80015e6 <_read_r+0x1e>
 80015e0:	682b      	ldr	r3, [r5, #0]
 80015e2:	b103      	cbz	r3, 80015e6 <_read_r+0x1e>
 80015e4:	6023      	str	r3, [r4, #0]
 80015e6:	bd38      	pop	{r3, r4, r5, pc}
 80015e8:	200001cc 	.word	0x200001cc

080015ec <_write_r>:
 80015ec:	b538      	push	{r3, r4, r5, lr}
 80015ee:	4604      	mov	r4, r0
 80015f0:	4d06      	ldr	r5, [pc, #24]	@ (800160c <_write_r+0x20>)
 80015f2:	4608      	mov	r0, r1
 80015f4:	4611      	mov	r1, r2
 80015f6:	2200      	movs	r2, #0
 80015f8:	602a      	str	r2, [r5, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	f7ff fc17 	bl	8000e2e <_write>
 8001600:	1c43      	adds	r3, r0, #1
 8001602:	d102      	bne.n	800160a <_write_r+0x1e>
 8001604:	682b      	ldr	r3, [r5, #0]
 8001606:	b103      	cbz	r3, 800160a <_write_r+0x1e>
 8001608:	6023      	str	r3, [r4, #0]
 800160a:	bd38      	pop	{r3, r4, r5, pc}
 800160c:	200001cc 	.word	0x200001cc

08001610 <__libc_init_array>:
 8001610:	b570      	push	{r4, r5, r6, lr}
 8001612:	4d0d      	ldr	r5, [pc, #52]	@ (8001648 <__libc_init_array+0x38>)
 8001614:	2600      	movs	r6, #0
 8001616:	4c0d      	ldr	r4, [pc, #52]	@ (800164c <__libc_init_array+0x3c>)
 8001618:	1b64      	subs	r4, r4, r5
 800161a:	10a4      	asrs	r4, r4, #2
 800161c:	42a6      	cmp	r6, r4
 800161e:	d109      	bne.n	8001634 <__libc_init_array+0x24>
 8001620:	4d0b      	ldr	r5, [pc, #44]	@ (8001650 <__libc_init_array+0x40>)
 8001622:	2600      	movs	r6, #0
 8001624:	4c0b      	ldr	r4, [pc, #44]	@ (8001654 <__libc_init_array+0x44>)
 8001626:	f000 fd6b 	bl	8002100 <_init>
 800162a:	1b64      	subs	r4, r4, r5
 800162c:	10a4      	asrs	r4, r4, #2
 800162e:	42a6      	cmp	r6, r4
 8001630:	d105      	bne.n	800163e <__libc_init_array+0x2e>
 8001632:	bd70      	pop	{r4, r5, r6, pc}
 8001634:	f855 3b04 	ldr.w	r3, [r5], #4
 8001638:	3601      	adds	r6, #1
 800163a:	4798      	blx	r3
 800163c:	e7ee      	b.n	800161c <__libc_init_array+0xc>
 800163e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001642:	3601      	adds	r6, #1
 8001644:	4798      	blx	r3
 8001646:	e7f2      	b.n	800162e <__libc_init_array+0x1e>
 8001648:	08002180 	.word	0x08002180
 800164c:	08002180 	.word	0x08002180
 8001650:	08002180 	.word	0x08002180
 8001654:	08002184 	.word	0x08002184

08001658 <__retarget_lock_init_recursive>:
 8001658:	4770      	bx	lr

0800165a <__retarget_lock_acquire_recursive>:
 800165a:	4770      	bx	lr

0800165c <__retarget_lock_release_recursive>:
 800165c:	4770      	bx	lr
	...

08001660 <_free_r>:
 8001660:	b538      	push	{r3, r4, r5, lr}
 8001662:	4605      	mov	r5, r0
 8001664:	2900      	cmp	r1, #0
 8001666:	d041      	beq.n	80016ec <_free_r+0x8c>
 8001668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800166c:	1f0c      	subs	r4, r1, #4
 800166e:	2b00      	cmp	r3, #0
 8001670:	bfb8      	it	lt
 8001672:	18e4      	addlt	r4, r4, r3
 8001674:	f000 f8e0 	bl	8001838 <__malloc_lock>
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <_free_r+0x90>)
 800167a:	6813      	ldr	r3, [r2, #0]
 800167c:	b933      	cbnz	r3, 800168c <_free_r+0x2c>
 800167e:	6063      	str	r3, [r4, #4]
 8001680:	6014      	str	r4, [r2, #0]
 8001682:	4628      	mov	r0, r5
 8001684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001688:	f000 b8dc 	b.w	8001844 <__malloc_unlock>
 800168c:	42a3      	cmp	r3, r4
 800168e:	d908      	bls.n	80016a2 <_free_r+0x42>
 8001690:	6820      	ldr	r0, [r4, #0]
 8001692:	1821      	adds	r1, r4, r0
 8001694:	428b      	cmp	r3, r1
 8001696:	bf01      	itttt	eq
 8001698:	6819      	ldreq	r1, [r3, #0]
 800169a:	685b      	ldreq	r3, [r3, #4]
 800169c:	1809      	addeq	r1, r1, r0
 800169e:	6021      	streq	r1, [r4, #0]
 80016a0:	e7ed      	b.n	800167e <_free_r+0x1e>
 80016a2:	461a      	mov	r2, r3
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	b10b      	cbz	r3, 80016ac <_free_r+0x4c>
 80016a8:	42a3      	cmp	r3, r4
 80016aa:	d9fa      	bls.n	80016a2 <_free_r+0x42>
 80016ac:	6811      	ldr	r1, [r2, #0]
 80016ae:	1850      	adds	r0, r2, r1
 80016b0:	42a0      	cmp	r0, r4
 80016b2:	d10b      	bne.n	80016cc <_free_r+0x6c>
 80016b4:	6820      	ldr	r0, [r4, #0]
 80016b6:	4401      	add	r1, r0
 80016b8:	1850      	adds	r0, r2, r1
 80016ba:	6011      	str	r1, [r2, #0]
 80016bc:	4283      	cmp	r3, r0
 80016be:	d1e0      	bne.n	8001682 <_free_r+0x22>
 80016c0:	6818      	ldr	r0, [r3, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	4408      	add	r0, r1
 80016c6:	6053      	str	r3, [r2, #4]
 80016c8:	6010      	str	r0, [r2, #0]
 80016ca:	e7da      	b.n	8001682 <_free_r+0x22>
 80016cc:	d902      	bls.n	80016d4 <_free_r+0x74>
 80016ce:	230c      	movs	r3, #12
 80016d0:	602b      	str	r3, [r5, #0]
 80016d2:	e7d6      	b.n	8001682 <_free_r+0x22>
 80016d4:	6820      	ldr	r0, [r4, #0]
 80016d6:	1821      	adds	r1, r4, r0
 80016d8:	428b      	cmp	r3, r1
 80016da:	bf02      	ittt	eq
 80016dc:	6819      	ldreq	r1, [r3, #0]
 80016de:	685b      	ldreq	r3, [r3, #4]
 80016e0:	1809      	addeq	r1, r1, r0
 80016e2:	6063      	str	r3, [r4, #4]
 80016e4:	bf08      	it	eq
 80016e6:	6021      	streq	r1, [r4, #0]
 80016e8:	6054      	str	r4, [r2, #4]
 80016ea:	e7ca      	b.n	8001682 <_free_r+0x22>
 80016ec:	bd38      	pop	{r3, r4, r5, pc}
 80016ee:	bf00      	nop
 80016f0:	200001d8 	.word	0x200001d8

080016f4 <sbrk_aligned>:
 80016f4:	b570      	push	{r4, r5, r6, lr}
 80016f6:	4e0f      	ldr	r6, [pc, #60]	@ (8001734 <sbrk_aligned+0x40>)
 80016f8:	460c      	mov	r4, r1
 80016fa:	4605      	mov	r5, r0
 80016fc:	6831      	ldr	r1, [r6, #0]
 80016fe:	b911      	cbnz	r1, 8001706 <sbrk_aligned+0x12>
 8001700:	f000 fcaa 	bl	8002058 <_sbrk_r>
 8001704:	6030      	str	r0, [r6, #0]
 8001706:	4621      	mov	r1, r4
 8001708:	4628      	mov	r0, r5
 800170a:	f000 fca5 	bl	8002058 <_sbrk_r>
 800170e:	1c43      	adds	r3, r0, #1
 8001710:	d103      	bne.n	800171a <sbrk_aligned+0x26>
 8001712:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001716:	4620      	mov	r0, r4
 8001718:	bd70      	pop	{r4, r5, r6, pc}
 800171a:	1cc4      	adds	r4, r0, #3
 800171c:	f024 0403 	bic.w	r4, r4, #3
 8001720:	42a0      	cmp	r0, r4
 8001722:	d0f8      	beq.n	8001716 <sbrk_aligned+0x22>
 8001724:	1a21      	subs	r1, r4, r0
 8001726:	4628      	mov	r0, r5
 8001728:	f000 fc96 	bl	8002058 <_sbrk_r>
 800172c:	3001      	adds	r0, #1
 800172e:	d1f2      	bne.n	8001716 <sbrk_aligned+0x22>
 8001730:	e7ef      	b.n	8001712 <sbrk_aligned+0x1e>
 8001732:	bf00      	nop
 8001734:	200001d4 	.word	0x200001d4

08001738 <_malloc_r>:
 8001738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800173c:	1ccd      	adds	r5, r1, #3
 800173e:	4606      	mov	r6, r0
 8001740:	f025 0503 	bic.w	r5, r5, #3
 8001744:	3508      	adds	r5, #8
 8001746:	2d0c      	cmp	r5, #12
 8001748:	bf38      	it	cc
 800174a:	250c      	movcc	r5, #12
 800174c:	2d00      	cmp	r5, #0
 800174e:	db01      	blt.n	8001754 <_malloc_r+0x1c>
 8001750:	42a9      	cmp	r1, r5
 8001752:	d904      	bls.n	800175e <_malloc_r+0x26>
 8001754:	230c      	movs	r3, #12
 8001756:	6033      	str	r3, [r6, #0]
 8001758:	2000      	movs	r0, #0
 800175a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800175e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001834 <_malloc_r+0xfc>
 8001762:	f000 f869 	bl	8001838 <__malloc_lock>
 8001766:	f8d8 3000 	ldr.w	r3, [r8]
 800176a:	461c      	mov	r4, r3
 800176c:	bb44      	cbnz	r4, 80017c0 <_malloc_r+0x88>
 800176e:	4629      	mov	r1, r5
 8001770:	4630      	mov	r0, r6
 8001772:	f7ff ffbf 	bl	80016f4 <sbrk_aligned>
 8001776:	1c43      	adds	r3, r0, #1
 8001778:	4604      	mov	r4, r0
 800177a:	d158      	bne.n	800182e <_malloc_r+0xf6>
 800177c:	f8d8 4000 	ldr.w	r4, [r8]
 8001780:	4627      	mov	r7, r4
 8001782:	2f00      	cmp	r7, #0
 8001784:	d143      	bne.n	800180e <_malloc_r+0xd6>
 8001786:	2c00      	cmp	r4, #0
 8001788:	d04b      	beq.n	8001822 <_malloc_r+0xea>
 800178a:	6823      	ldr	r3, [r4, #0]
 800178c:	4639      	mov	r1, r7
 800178e:	4630      	mov	r0, r6
 8001790:	eb04 0903 	add.w	r9, r4, r3
 8001794:	f000 fc60 	bl	8002058 <_sbrk_r>
 8001798:	4581      	cmp	r9, r0
 800179a:	d142      	bne.n	8001822 <_malloc_r+0xea>
 800179c:	6821      	ldr	r1, [r4, #0]
 800179e:	4630      	mov	r0, r6
 80017a0:	1a6d      	subs	r5, r5, r1
 80017a2:	4629      	mov	r1, r5
 80017a4:	f7ff ffa6 	bl	80016f4 <sbrk_aligned>
 80017a8:	3001      	adds	r0, #1
 80017aa:	d03a      	beq.n	8001822 <_malloc_r+0xea>
 80017ac:	6823      	ldr	r3, [r4, #0]
 80017ae:	442b      	add	r3, r5
 80017b0:	6023      	str	r3, [r4, #0]
 80017b2:	f8d8 3000 	ldr.w	r3, [r8]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	bb62      	cbnz	r2, 8001814 <_malloc_r+0xdc>
 80017ba:	f8c8 7000 	str.w	r7, [r8]
 80017be:	e00f      	b.n	80017e0 <_malloc_r+0xa8>
 80017c0:	6822      	ldr	r2, [r4, #0]
 80017c2:	1b52      	subs	r2, r2, r5
 80017c4:	d420      	bmi.n	8001808 <_malloc_r+0xd0>
 80017c6:	2a0b      	cmp	r2, #11
 80017c8:	d917      	bls.n	80017fa <_malloc_r+0xc2>
 80017ca:	1961      	adds	r1, r4, r5
 80017cc:	42a3      	cmp	r3, r4
 80017ce:	6025      	str	r5, [r4, #0]
 80017d0:	bf18      	it	ne
 80017d2:	6059      	strne	r1, [r3, #4]
 80017d4:	6863      	ldr	r3, [r4, #4]
 80017d6:	bf08      	it	eq
 80017d8:	f8c8 1000 	streq.w	r1, [r8]
 80017dc:	5162      	str	r2, [r4, r5]
 80017de:	604b      	str	r3, [r1, #4]
 80017e0:	4630      	mov	r0, r6
 80017e2:	f000 f82f 	bl	8001844 <__malloc_unlock>
 80017e6:	f104 000b 	add.w	r0, r4, #11
 80017ea:	1d23      	adds	r3, r4, #4
 80017ec:	f020 0007 	bic.w	r0, r0, #7
 80017f0:	1ac2      	subs	r2, r0, r3
 80017f2:	bf1c      	itt	ne
 80017f4:	1a1b      	subne	r3, r3, r0
 80017f6:	50a3      	strne	r3, [r4, r2]
 80017f8:	e7af      	b.n	800175a <_malloc_r+0x22>
 80017fa:	6862      	ldr	r2, [r4, #4]
 80017fc:	42a3      	cmp	r3, r4
 80017fe:	bf0c      	ite	eq
 8001800:	f8c8 2000 	streq.w	r2, [r8]
 8001804:	605a      	strne	r2, [r3, #4]
 8001806:	e7eb      	b.n	80017e0 <_malloc_r+0xa8>
 8001808:	4623      	mov	r3, r4
 800180a:	6864      	ldr	r4, [r4, #4]
 800180c:	e7ae      	b.n	800176c <_malloc_r+0x34>
 800180e:	463c      	mov	r4, r7
 8001810:	687f      	ldr	r7, [r7, #4]
 8001812:	e7b6      	b.n	8001782 <_malloc_r+0x4a>
 8001814:	461a      	mov	r2, r3
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	42a3      	cmp	r3, r4
 800181a:	d1fb      	bne.n	8001814 <_malloc_r+0xdc>
 800181c:	2300      	movs	r3, #0
 800181e:	6053      	str	r3, [r2, #4]
 8001820:	e7de      	b.n	80017e0 <_malloc_r+0xa8>
 8001822:	230c      	movs	r3, #12
 8001824:	4630      	mov	r0, r6
 8001826:	6033      	str	r3, [r6, #0]
 8001828:	f000 f80c 	bl	8001844 <__malloc_unlock>
 800182c:	e794      	b.n	8001758 <_malloc_r+0x20>
 800182e:	6005      	str	r5, [r0, #0]
 8001830:	e7d6      	b.n	80017e0 <_malloc_r+0xa8>
 8001832:	bf00      	nop
 8001834:	200001d8 	.word	0x200001d8

08001838 <__malloc_lock>:
 8001838:	4801      	ldr	r0, [pc, #4]	@ (8001840 <__malloc_lock+0x8>)
 800183a:	f7ff bf0e 	b.w	800165a <__retarget_lock_acquire_recursive>
 800183e:	bf00      	nop
 8001840:	200001d0 	.word	0x200001d0

08001844 <__malloc_unlock>:
 8001844:	4801      	ldr	r0, [pc, #4]	@ (800184c <__malloc_unlock+0x8>)
 8001846:	f7ff bf09 	b.w	800165c <__retarget_lock_release_recursive>
 800184a:	bf00      	nop
 800184c:	200001d0 	.word	0x200001d0

08001850 <__sfputc_r>:
 8001850:	6893      	ldr	r3, [r2, #8]
 8001852:	3b01      	subs	r3, #1
 8001854:	2b00      	cmp	r3, #0
 8001856:	6093      	str	r3, [r2, #8]
 8001858:	b410      	push	{r4}
 800185a:	da08      	bge.n	800186e <__sfputc_r+0x1e>
 800185c:	6994      	ldr	r4, [r2, #24]
 800185e:	42a3      	cmp	r3, r4
 8001860:	db01      	blt.n	8001866 <__sfputc_r+0x16>
 8001862:	290a      	cmp	r1, #10
 8001864:	d103      	bne.n	800186e <__sfputc_r+0x1e>
 8001866:	f85d 4b04 	ldr.w	r4, [sp], #4
 800186a:	f7ff bdee 	b.w	800144a <__swbuf_r>
 800186e:	6813      	ldr	r3, [r2, #0]
 8001870:	1c58      	adds	r0, r3, #1
 8001872:	6010      	str	r0, [r2, #0]
 8001874:	4608      	mov	r0, r1
 8001876:	7019      	strb	r1, [r3, #0]
 8001878:	f85d 4b04 	ldr.w	r4, [sp], #4
 800187c:	4770      	bx	lr

0800187e <__sfputs_r>:
 800187e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001880:	4606      	mov	r6, r0
 8001882:	460f      	mov	r7, r1
 8001884:	4614      	mov	r4, r2
 8001886:	18d5      	adds	r5, r2, r3
 8001888:	42ac      	cmp	r4, r5
 800188a:	d101      	bne.n	8001890 <__sfputs_r+0x12>
 800188c:	2000      	movs	r0, #0
 800188e:	e007      	b.n	80018a0 <__sfputs_r+0x22>
 8001890:	463a      	mov	r2, r7
 8001892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001896:	4630      	mov	r0, r6
 8001898:	f7ff ffda 	bl	8001850 <__sfputc_r>
 800189c:	1c43      	adds	r3, r0, #1
 800189e:	d1f3      	bne.n	8001888 <__sfputs_r+0xa>
 80018a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080018a4 <_vfiprintf_r>:
 80018a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a8:	460d      	mov	r5, r1
 80018aa:	b09d      	sub	sp, #116	@ 0x74
 80018ac:	4614      	mov	r4, r2
 80018ae:	4698      	mov	r8, r3
 80018b0:	4606      	mov	r6, r0
 80018b2:	b118      	cbz	r0, 80018bc <_vfiprintf_r+0x18>
 80018b4:	6a03      	ldr	r3, [r0, #32]
 80018b6:	b90b      	cbnz	r3, 80018bc <_vfiprintf_r+0x18>
 80018b8:	f7ff fcde 	bl	8001278 <__sinit>
 80018bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80018be:	07d9      	lsls	r1, r3, #31
 80018c0:	d405      	bmi.n	80018ce <_vfiprintf_r+0x2a>
 80018c2:	89ab      	ldrh	r3, [r5, #12]
 80018c4:	059a      	lsls	r2, r3, #22
 80018c6:	d402      	bmi.n	80018ce <_vfiprintf_r+0x2a>
 80018c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80018ca:	f7ff fec6 	bl	800165a <__retarget_lock_acquire_recursive>
 80018ce:	89ab      	ldrh	r3, [r5, #12]
 80018d0:	071b      	lsls	r3, r3, #28
 80018d2:	d501      	bpl.n	80018d8 <_vfiprintf_r+0x34>
 80018d4:	692b      	ldr	r3, [r5, #16]
 80018d6:	b99b      	cbnz	r3, 8001900 <_vfiprintf_r+0x5c>
 80018d8:	4629      	mov	r1, r5
 80018da:	4630      	mov	r0, r6
 80018dc:	f7ff fdf4 	bl	80014c8 <__swsetup_r>
 80018e0:	b170      	cbz	r0, 8001900 <_vfiprintf_r+0x5c>
 80018e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80018e4:	07dc      	lsls	r4, r3, #31
 80018e6:	d504      	bpl.n	80018f2 <_vfiprintf_r+0x4e>
 80018e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018ec:	b01d      	add	sp, #116	@ 0x74
 80018ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018f2:	89ab      	ldrh	r3, [r5, #12]
 80018f4:	0598      	lsls	r0, r3, #22
 80018f6:	d4f7      	bmi.n	80018e8 <_vfiprintf_r+0x44>
 80018f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80018fa:	f7ff feaf 	bl	800165c <__retarget_lock_release_recursive>
 80018fe:	e7f3      	b.n	80018e8 <_vfiprintf_r+0x44>
 8001900:	2300      	movs	r3, #0
 8001902:	f8cd 800c 	str.w	r8, [sp, #12]
 8001906:	f04f 0901 	mov.w	r9, #1
 800190a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8001ac0 <_vfiprintf_r+0x21c>
 800190e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001910:	2320      	movs	r3, #32
 8001912:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001916:	2330      	movs	r3, #48	@ 0x30
 8001918:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800191c:	4623      	mov	r3, r4
 800191e:	469a      	mov	sl, r3
 8001920:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001924:	b10a      	cbz	r2, 800192a <_vfiprintf_r+0x86>
 8001926:	2a25      	cmp	r2, #37	@ 0x25
 8001928:	d1f9      	bne.n	800191e <_vfiprintf_r+0x7a>
 800192a:	ebba 0b04 	subs.w	fp, sl, r4
 800192e:	d00b      	beq.n	8001948 <_vfiprintf_r+0xa4>
 8001930:	465b      	mov	r3, fp
 8001932:	4622      	mov	r2, r4
 8001934:	4629      	mov	r1, r5
 8001936:	4630      	mov	r0, r6
 8001938:	f7ff ffa1 	bl	800187e <__sfputs_r>
 800193c:	3001      	adds	r0, #1
 800193e:	f000 80a7 	beq.w	8001a90 <_vfiprintf_r+0x1ec>
 8001942:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001944:	445a      	add	r2, fp
 8001946:	9209      	str	r2, [sp, #36]	@ 0x24
 8001948:	f89a 3000 	ldrb.w	r3, [sl]
 800194c:	2b00      	cmp	r3, #0
 800194e:	f000 809f 	beq.w	8001a90 <_vfiprintf_r+0x1ec>
 8001952:	2300      	movs	r3, #0
 8001954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001958:	f10a 0a01 	add.w	sl, sl, #1
 800195c:	9304      	str	r3, [sp, #16]
 800195e:	9307      	str	r3, [sp, #28]
 8001960:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001964:	931a      	str	r3, [sp, #104]	@ 0x68
 8001966:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800196a:	4654      	mov	r4, sl
 800196c:	2205      	movs	r2, #5
 800196e:	4854      	ldr	r0, [pc, #336]	@ (8001ac0 <_vfiprintf_r+0x21c>)
 8001970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001974:	f000 fb80 	bl	8002078 <memchr>
 8001978:	9a04      	ldr	r2, [sp, #16]
 800197a:	b9d8      	cbnz	r0, 80019b4 <_vfiprintf_r+0x110>
 800197c:	06d1      	lsls	r1, r2, #27
 800197e:	bf44      	itt	mi
 8001980:	2320      	movmi	r3, #32
 8001982:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001986:	0713      	lsls	r3, r2, #28
 8001988:	bf44      	itt	mi
 800198a:	232b      	movmi	r3, #43	@ 0x2b
 800198c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001990:	f89a 3000 	ldrb.w	r3, [sl]
 8001994:	2b2a      	cmp	r3, #42	@ 0x2a
 8001996:	d015      	beq.n	80019c4 <_vfiprintf_r+0x120>
 8001998:	9a07      	ldr	r2, [sp, #28]
 800199a:	4654      	mov	r4, sl
 800199c:	2000      	movs	r0, #0
 800199e:	f04f 0c0a 	mov.w	ip, #10
 80019a2:	4621      	mov	r1, r4
 80019a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80019a8:	3b30      	subs	r3, #48	@ 0x30
 80019aa:	2b09      	cmp	r3, #9
 80019ac:	d94b      	bls.n	8001a46 <_vfiprintf_r+0x1a2>
 80019ae:	b1b0      	cbz	r0, 80019de <_vfiprintf_r+0x13a>
 80019b0:	9207      	str	r2, [sp, #28]
 80019b2:	e014      	b.n	80019de <_vfiprintf_r+0x13a>
 80019b4:	eba0 0308 	sub.w	r3, r0, r8
 80019b8:	46a2      	mov	sl, r4
 80019ba:	fa09 f303 	lsl.w	r3, r9, r3
 80019be:	4313      	orrs	r3, r2
 80019c0:	9304      	str	r3, [sp, #16]
 80019c2:	e7d2      	b.n	800196a <_vfiprintf_r+0xc6>
 80019c4:	9b03      	ldr	r3, [sp, #12]
 80019c6:	1d19      	adds	r1, r3, #4
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	9103      	str	r1, [sp, #12]
 80019ce:	bfbb      	ittet	lt
 80019d0:	425b      	neglt	r3, r3
 80019d2:	f042 0202 	orrlt.w	r2, r2, #2
 80019d6:	9307      	strge	r3, [sp, #28]
 80019d8:	9307      	strlt	r3, [sp, #28]
 80019da:	bfb8      	it	lt
 80019dc:	9204      	strlt	r2, [sp, #16]
 80019de:	7823      	ldrb	r3, [r4, #0]
 80019e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80019e2:	d10a      	bne.n	80019fa <_vfiprintf_r+0x156>
 80019e4:	7863      	ldrb	r3, [r4, #1]
 80019e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80019e8:	d132      	bne.n	8001a50 <_vfiprintf_r+0x1ac>
 80019ea:	9b03      	ldr	r3, [sp, #12]
 80019ec:	3402      	adds	r4, #2
 80019ee:	1d1a      	adds	r2, r3, #4
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80019f6:	9203      	str	r2, [sp, #12]
 80019f8:	9305      	str	r3, [sp, #20]
 80019fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001ad0 <_vfiprintf_r+0x22c>
 80019fe:	2203      	movs	r2, #3
 8001a00:	7821      	ldrb	r1, [r4, #0]
 8001a02:	4650      	mov	r0, sl
 8001a04:	f000 fb38 	bl	8002078 <memchr>
 8001a08:	b138      	cbz	r0, 8001a1a <_vfiprintf_r+0x176>
 8001a0a:	eba0 000a 	sub.w	r0, r0, sl
 8001a0e:	2240      	movs	r2, #64	@ 0x40
 8001a10:	9b04      	ldr	r3, [sp, #16]
 8001a12:	3401      	adds	r4, #1
 8001a14:	4082      	lsls	r2, r0
 8001a16:	4313      	orrs	r3, r2
 8001a18:	9304      	str	r3, [sp, #16]
 8001a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a1e:	2206      	movs	r2, #6
 8001a20:	4828      	ldr	r0, [pc, #160]	@ (8001ac4 <_vfiprintf_r+0x220>)
 8001a22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001a26:	f000 fb27 	bl	8002078 <memchr>
 8001a2a:	2800      	cmp	r0, #0
 8001a2c:	d03f      	beq.n	8001aae <_vfiprintf_r+0x20a>
 8001a2e:	4b26      	ldr	r3, [pc, #152]	@ (8001ac8 <_vfiprintf_r+0x224>)
 8001a30:	bb1b      	cbnz	r3, 8001a7a <_vfiprintf_r+0x1d6>
 8001a32:	9b03      	ldr	r3, [sp, #12]
 8001a34:	3307      	adds	r3, #7
 8001a36:	f023 0307 	bic.w	r3, r3, #7
 8001a3a:	3308      	adds	r3, #8
 8001a3c:	9303      	str	r3, [sp, #12]
 8001a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001a40:	443b      	add	r3, r7
 8001a42:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a44:	e76a      	b.n	800191c <_vfiprintf_r+0x78>
 8001a46:	fb0c 3202 	mla	r2, ip, r2, r3
 8001a4a:	460c      	mov	r4, r1
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	e7a8      	b.n	80019a2 <_vfiprintf_r+0xfe>
 8001a50:	2300      	movs	r3, #0
 8001a52:	3401      	adds	r4, #1
 8001a54:	f04f 0c0a 	mov.w	ip, #10
 8001a58:	4619      	mov	r1, r3
 8001a5a:	9305      	str	r3, [sp, #20]
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a62:	3a30      	subs	r2, #48	@ 0x30
 8001a64:	2a09      	cmp	r2, #9
 8001a66:	d903      	bls.n	8001a70 <_vfiprintf_r+0x1cc>
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0c6      	beq.n	80019fa <_vfiprintf_r+0x156>
 8001a6c:	9105      	str	r1, [sp, #20]
 8001a6e:	e7c4      	b.n	80019fa <_vfiprintf_r+0x156>
 8001a70:	fb0c 2101 	mla	r1, ip, r1, r2
 8001a74:	4604      	mov	r4, r0
 8001a76:	2301      	movs	r3, #1
 8001a78:	e7f0      	b.n	8001a5c <_vfiprintf_r+0x1b8>
 8001a7a:	ab03      	add	r3, sp, #12
 8001a7c:	462a      	mov	r2, r5
 8001a7e:	a904      	add	r1, sp, #16
 8001a80:	4630      	mov	r0, r6
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <_vfiprintf_r+0x228>)
 8001a86:	f3af 8000 	nop.w
 8001a8a:	4607      	mov	r7, r0
 8001a8c:	1c78      	adds	r0, r7, #1
 8001a8e:	d1d6      	bne.n	8001a3e <_vfiprintf_r+0x19a>
 8001a90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001a92:	07d9      	lsls	r1, r3, #31
 8001a94:	d405      	bmi.n	8001aa2 <_vfiprintf_r+0x1fe>
 8001a96:	89ab      	ldrh	r3, [r5, #12]
 8001a98:	059a      	lsls	r2, r3, #22
 8001a9a:	d402      	bmi.n	8001aa2 <_vfiprintf_r+0x1fe>
 8001a9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001a9e:	f7ff fddd 	bl	800165c <__retarget_lock_release_recursive>
 8001aa2:	89ab      	ldrh	r3, [r5, #12]
 8001aa4:	065b      	lsls	r3, r3, #25
 8001aa6:	f53f af1f 	bmi.w	80018e8 <_vfiprintf_r+0x44>
 8001aaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001aac:	e71e      	b.n	80018ec <_vfiprintf_r+0x48>
 8001aae:	ab03      	add	r3, sp, #12
 8001ab0:	462a      	mov	r2, r5
 8001ab2:	a904      	add	r1, sp, #16
 8001ab4:	4630      	mov	r0, r6
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	4b04      	ldr	r3, [pc, #16]	@ (8001acc <_vfiprintf_r+0x228>)
 8001aba:	f000 f87d 	bl	8001bb8 <_printf_i>
 8001abe:	e7e4      	b.n	8001a8a <_vfiprintf_r+0x1e6>
 8001ac0:	0800214d 	.word	0x0800214d
 8001ac4:	08002157 	.word	0x08002157
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	0800187f 	.word	0x0800187f
 8001ad0:	08002153 	.word	0x08002153

08001ad4 <_printf_common>:
 8001ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ad8:	4616      	mov	r6, r2
 8001ada:	4698      	mov	r8, r3
 8001adc:	688a      	ldr	r2, [r1, #8]
 8001ade:	4607      	mov	r7, r0
 8001ae0:	690b      	ldr	r3, [r1, #16]
 8001ae2:	460c      	mov	r4, r1
 8001ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	bfb8      	it	lt
 8001aec:	4613      	movlt	r3, r2
 8001aee:	6033      	str	r3, [r6, #0]
 8001af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001af4:	b10a      	cbz	r2, 8001afa <_printf_common+0x26>
 8001af6:	3301      	adds	r3, #1
 8001af8:	6033      	str	r3, [r6, #0]
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	0699      	lsls	r1, r3, #26
 8001afe:	bf42      	ittt	mi
 8001b00:	6833      	ldrmi	r3, [r6, #0]
 8001b02:	3302      	addmi	r3, #2
 8001b04:	6033      	strmi	r3, [r6, #0]
 8001b06:	6825      	ldr	r5, [r4, #0]
 8001b08:	f015 0506 	ands.w	r5, r5, #6
 8001b0c:	d106      	bne.n	8001b1c <_printf_common+0x48>
 8001b0e:	f104 0a19 	add.w	sl, r4, #25
 8001b12:	68e3      	ldr	r3, [r4, #12]
 8001b14:	6832      	ldr	r2, [r6, #0]
 8001b16:	1a9b      	subs	r3, r3, r2
 8001b18:	42ab      	cmp	r3, r5
 8001b1a:	dc2b      	bgt.n	8001b74 <_printf_common+0xa0>
 8001b1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001b20:	6822      	ldr	r2, [r4, #0]
 8001b22:	3b00      	subs	r3, #0
 8001b24:	bf18      	it	ne
 8001b26:	2301      	movne	r3, #1
 8001b28:	0692      	lsls	r2, r2, #26
 8001b2a:	d430      	bmi.n	8001b8e <_printf_common+0xba>
 8001b2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001b30:	4641      	mov	r1, r8
 8001b32:	4638      	mov	r0, r7
 8001b34:	47c8      	blx	r9
 8001b36:	3001      	adds	r0, #1
 8001b38:	d023      	beq.n	8001b82 <_printf_common+0xae>
 8001b3a:	6823      	ldr	r3, [r4, #0]
 8001b3c:	341a      	adds	r4, #26
 8001b3e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8001b42:	f003 0306 	and.w	r3, r3, #6
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf0a      	itet	eq
 8001b4a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8001b4e:	2500      	movne	r5, #0
 8001b50:	6833      	ldreq	r3, [r6, #0]
 8001b52:	f04f 0600 	mov.w	r6, #0
 8001b56:	bf08      	it	eq
 8001b58:	1aed      	subeq	r5, r5, r3
 8001b5a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001b5e:	bf08      	it	eq
 8001b60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b64:	4293      	cmp	r3, r2
 8001b66:	bfc4      	itt	gt
 8001b68:	1a9b      	subgt	r3, r3, r2
 8001b6a:	18ed      	addgt	r5, r5, r3
 8001b6c:	42b5      	cmp	r5, r6
 8001b6e:	d11a      	bne.n	8001ba6 <_printf_common+0xd2>
 8001b70:	2000      	movs	r0, #0
 8001b72:	e008      	b.n	8001b86 <_printf_common+0xb2>
 8001b74:	2301      	movs	r3, #1
 8001b76:	4652      	mov	r2, sl
 8001b78:	4641      	mov	r1, r8
 8001b7a:	4638      	mov	r0, r7
 8001b7c:	47c8      	blx	r9
 8001b7e:	3001      	adds	r0, #1
 8001b80:	d103      	bne.n	8001b8a <_printf_common+0xb6>
 8001b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b8a:	3501      	adds	r5, #1
 8001b8c:	e7c1      	b.n	8001b12 <_printf_common+0x3e>
 8001b8e:	18e1      	adds	r1, r4, r3
 8001b90:	1c5a      	adds	r2, r3, #1
 8001b92:	2030      	movs	r0, #48	@ 0x30
 8001b94:	3302      	adds	r3, #2
 8001b96:	4422      	add	r2, r4
 8001b98:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001b9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001ba0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ba4:	e7c2      	b.n	8001b2c <_printf_common+0x58>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	4622      	mov	r2, r4
 8001baa:	4641      	mov	r1, r8
 8001bac:	4638      	mov	r0, r7
 8001bae:	47c8      	blx	r9
 8001bb0:	3001      	adds	r0, #1
 8001bb2:	d0e6      	beq.n	8001b82 <_printf_common+0xae>
 8001bb4:	3601      	adds	r6, #1
 8001bb6:	e7d9      	b.n	8001b6c <_printf_common+0x98>

08001bb8 <_printf_i>:
 8001bb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001bbc:	7e0f      	ldrb	r7, [r1, #24]
 8001bbe:	4691      	mov	r9, r2
 8001bc0:	4680      	mov	r8, r0
 8001bc2:	460c      	mov	r4, r1
 8001bc4:	2f78      	cmp	r7, #120	@ 0x78
 8001bc6:	469a      	mov	sl, r3
 8001bc8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001bca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001bce:	d807      	bhi.n	8001be0 <_printf_i+0x28>
 8001bd0:	2f62      	cmp	r7, #98	@ 0x62
 8001bd2:	d80a      	bhi.n	8001bea <_printf_i+0x32>
 8001bd4:	2f00      	cmp	r7, #0
 8001bd6:	f000 80d2 	beq.w	8001d7e <_printf_i+0x1c6>
 8001bda:	2f58      	cmp	r7, #88	@ 0x58
 8001bdc:	f000 80b9 	beq.w	8001d52 <_printf_i+0x19a>
 8001be0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001be4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001be8:	e03a      	b.n	8001c60 <_printf_i+0xa8>
 8001bea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001bee:	2b15      	cmp	r3, #21
 8001bf0:	d8f6      	bhi.n	8001be0 <_printf_i+0x28>
 8001bf2:	a101      	add	r1, pc, #4	@ (adr r1, 8001bf8 <_printf_i+0x40>)
 8001bf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001bf8:	08001c51 	.word	0x08001c51
 8001bfc:	08001c65 	.word	0x08001c65
 8001c00:	08001be1 	.word	0x08001be1
 8001c04:	08001be1 	.word	0x08001be1
 8001c08:	08001be1 	.word	0x08001be1
 8001c0c:	08001be1 	.word	0x08001be1
 8001c10:	08001c65 	.word	0x08001c65
 8001c14:	08001be1 	.word	0x08001be1
 8001c18:	08001be1 	.word	0x08001be1
 8001c1c:	08001be1 	.word	0x08001be1
 8001c20:	08001be1 	.word	0x08001be1
 8001c24:	08001d65 	.word	0x08001d65
 8001c28:	08001c8f 	.word	0x08001c8f
 8001c2c:	08001d1f 	.word	0x08001d1f
 8001c30:	08001be1 	.word	0x08001be1
 8001c34:	08001be1 	.word	0x08001be1
 8001c38:	08001d87 	.word	0x08001d87
 8001c3c:	08001be1 	.word	0x08001be1
 8001c40:	08001c8f 	.word	0x08001c8f
 8001c44:	08001be1 	.word	0x08001be1
 8001c48:	08001be1 	.word	0x08001be1
 8001c4c:	08001d27 	.word	0x08001d27
 8001c50:	6833      	ldr	r3, [r6, #0]
 8001c52:	1d1a      	adds	r2, r3, #4
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6032      	str	r2, [r6, #0]
 8001c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001c5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001c60:	2301      	movs	r3, #1
 8001c62:	e09d      	b.n	8001da0 <_printf_i+0x1e8>
 8001c64:	6833      	ldr	r3, [r6, #0]
 8001c66:	6820      	ldr	r0, [r4, #0]
 8001c68:	1d19      	adds	r1, r3, #4
 8001c6a:	6031      	str	r1, [r6, #0]
 8001c6c:	0606      	lsls	r6, r0, #24
 8001c6e:	d501      	bpl.n	8001c74 <_printf_i+0xbc>
 8001c70:	681d      	ldr	r5, [r3, #0]
 8001c72:	e003      	b.n	8001c7c <_printf_i+0xc4>
 8001c74:	0645      	lsls	r5, r0, #25
 8001c76:	d5fb      	bpl.n	8001c70 <_printf_i+0xb8>
 8001c78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001c7c:	2d00      	cmp	r5, #0
 8001c7e:	da03      	bge.n	8001c88 <_printf_i+0xd0>
 8001c80:	232d      	movs	r3, #45	@ 0x2d
 8001c82:	426d      	negs	r5, r5
 8001c84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001c88:	4859      	ldr	r0, [pc, #356]	@ (8001df0 <_printf_i+0x238>)
 8001c8a:	230a      	movs	r3, #10
 8001c8c:	e011      	b.n	8001cb2 <_printf_i+0xfa>
 8001c8e:	6821      	ldr	r1, [r4, #0]
 8001c90:	6833      	ldr	r3, [r6, #0]
 8001c92:	0608      	lsls	r0, r1, #24
 8001c94:	f853 5b04 	ldr.w	r5, [r3], #4
 8001c98:	d402      	bmi.n	8001ca0 <_printf_i+0xe8>
 8001c9a:	0649      	lsls	r1, r1, #25
 8001c9c:	bf48      	it	mi
 8001c9e:	b2ad      	uxthmi	r5, r5
 8001ca0:	2f6f      	cmp	r7, #111	@ 0x6f
 8001ca2:	6033      	str	r3, [r6, #0]
 8001ca4:	4852      	ldr	r0, [pc, #328]	@ (8001df0 <_printf_i+0x238>)
 8001ca6:	bf14      	ite	ne
 8001ca8:	230a      	movne	r3, #10
 8001caa:	2308      	moveq	r3, #8
 8001cac:	2100      	movs	r1, #0
 8001cae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001cb2:	6866      	ldr	r6, [r4, #4]
 8001cb4:	2e00      	cmp	r6, #0
 8001cb6:	60a6      	str	r6, [r4, #8]
 8001cb8:	bfa2      	ittt	ge
 8001cba:	6821      	ldrge	r1, [r4, #0]
 8001cbc:	f021 0104 	bicge.w	r1, r1, #4
 8001cc0:	6021      	strge	r1, [r4, #0]
 8001cc2:	b90d      	cbnz	r5, 8001cc8 <_printf_i+0x110>
 8001cc4:	2e00      	cmp	r6, #0
 8001cc6:	d04b      	beq.n	8001d60 <_printf_i+0x1a8>
 8001cc8:	4616      	mov	r6, r2
 8001cca:	fbb5 f1f3 	udiv	r1, r5, r3
 8001cce:	fb03 5711 	mls	r7, r3, r1, r5
 8001cd2:	5dc7      	ldrb	r7, [r0, r7]
 8001cd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001cd8:	462f      	mov	r7, r5
 8001cda:	460d      	mov	r5, r1
 8001cdc:	42bb      	cmp	r3, r7
 8001cde:	d9f4      	bls.n	8001cca <_printf_i+0x112>
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d10b      	bne.n	8001cfc <_printf_i+0x144>
 8001ce4:	6823      	ldr	r3, [r4, #0]
 8001ce6:	07df      	lsls	r7, r3, #31
 8001ce8:	d508      	bpl.n	8001cfc <_printf_i+0x144>
 8001cea:	6923      	ldr	r3, [r4, #16]
 8001cec:	6861      	ldr	r1, [r4, #4]
 8001cee:	4299      	cmp	r1, r3
 8001cf0:	bfde      	ittt	le
 8001cf2:	2330      	movle	r3, #48	@ 0x30
 8001cf4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001cf8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001cfc:	1b92      	subs	r2, r2, r6
 8001cfe:	6122      	str	r2, [r4, #16]
 8001d00:	464b      	mov	r3, r9
 8001d02:	aa03      	add	r2, sp, #12
 8001d04:	4621      	mov	r1, r4
 8001d06:	4640      	mov	r0, r8
 8001d08:	f8cd a000 	str.w	sl, [sp]
 8001d0c:	f7ff fee2 	bl	8001ad4 <_printf_common>
 8001d10:	3001      	adds	r0, #1
 8001d12:	d14a      	bne.n	8001daa <_printf_i+0x1f2>
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d18:	b004      	add	sp, #16
 8001d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d1e:	6823      	ldr	r3, [r4, #0]
 8001d20:	f043 0320 	orr.w	r3, r3, #32
 8001d24:	6023      	str	r3, [r4, #0]
 8001d26:	2778      	movs	r7, #120	@ 0x78
 8001d28:	4832      	ldr	r0, [pc, #200]	@ (8001df4 <_printf_i+0x23c>)
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001d30:	061f      	lsls	r7, r3, #24
 8001d32:	6831      	ldr	r1, [r6, #0]
 8001d34:	f851 5b04 	ldr.w	r5, [r1], #4
 8001d38:	d402      	bmi.n	8001d40 <_printf_i+0x188>
 8001d3a:	065f      	lsls	r7, r3, #25
 8001d3c:	bf48      	it	mi
 8001d3e:	b2ad      	uxthmi	r5, r5
 8001d40:	6031      	str	r1, [r6, #0]
 8001d42:	07d9      	lsls	r1, r3, #31
 8001d44:	bf44      	itt	mi
 8001d46:	f043 0320 	orrmi.w	r3, r3, #32
 8001d4a:	6023      	strmi	r3, [r4, #0]
 8001d4c:	b11d      	cbz	r5, 8001d56 <_printf_i+0x19e>
 8001d4e:	2310      	movs	r3, #16
 8001d50:	e7ac      	b.n	8001cac <_printf_i+0xf4>
 8001d52:	4827      	ldr	r0, [pc, #156]	@ (8001df0 <_printf_i+0x238>)
 8001d54:	e7e9      	b.n	8001d2a <_printf_i+0x172>
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	f023 0320 	bic.w	r3, r3, #32
 8001d5c:	6023      	str	r3, [r4, #0]
 8001d5e:	e7f6      	b.n	8001d4e <_printf_i+0x196>
 8001d60:	4616      	mov	r6, r2
 8001d62:	e7bd      	b.n	8001ce0 <_printf_i+0x128>
 8001d64:	6833      	ldr	r3, [r6, #0]
 8001d66:	6825      	ldr	r5, [r4, #0]
 8001d68:	1d18      	adds	r0, r3, #4
 8001d6a:	6961      	ldr	r1, [r4, #20]
 8001d6c:	6030      	str	r0, [r6, #0]
 8001d6e:	062e      	lsls	r6, r5, #24
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	d501      	bpl.n	8001d78 <_printf_i+0x1c0>
 8001d74:	6019      	str	r1, [r3, #0]
 8001d76:	e002      	b.n	8001d7e <_printf_i+0x1c6>
 8001d78:	0668      	lsls	r0, r5, #25
 8001d7a:	d5fb      	bpl.n	8001d74 <_printf_i+0x1bc>
 8001d7c:	8019      	strh	r1, [r3, #0]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	4616      	mov	r6, r2
 8001d82:	6123      	str	r3, [r4, #16]
 8001d84:	e7bc      	b.n	8001d00 <_printf_i+0x148>
 8001d86:	6833      	ldr	r3, [r6, #0]
 8001d88:	2100      	movs	r1, #0
 8001d8a:	1d1a      	adds	r2, r3, #4
 8001d8c:	6032      	str	r2, [r6, #0]
 8001d8e:	681e      	ldr	r6, [r3, #0]
 8001d90:	6862      	ldr	r2, [r4, #4]
 8001d92:	4630      	mov	r0, r6
 8001d94:	f000 f970 	bl	8002078 <memchr>
 8001d98:	b108      	cbz	r0, 8001d9e <_printf_i+0x1e6>
 8001d9a:	1b80      	subs	r0, r0, r6
 8001d9c:	6060      	str	r0, [r4, #4]
 8001d9e:	6863      	ldr	r3, [r4, #4]
 8001da0:	6123      	str	r3, [r4, #16]
 8001da2:	2300      	movs	r3, #0
 8001da4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001da8:	e7aa      	b.n	8001d00 <_printf_i+0x148>
 8001daa:	6923      	ldr	r3, [r4, #16]
 8001dac:	4632      	mov	r2, r6
 8001dae:	4649      	mov	r1, r9
 8001db0:	4640      	mov	r0, r8
 8001db2:	47d0      	blx	sl
 8001db4:	3001      	adds	r0, #1
 8001db6:	d0ad      	beq.n	8001d14 <_printf_i+0x15c>
 8001db8:	6823      	ldr	r3, [r4, #0]
 8001dba:	079b      	lsls	r3, r3, #30
 8001dbc:	d413      	bmi.n	8001de6 <_printf_i+0x22e>
 8001dbe:	68e0      	ldr	r0, [r4, #12]
 8001dc0:	9b03      	ldr	r3, [sp, #12]
 8001dc2:	4298      	cmp	r0, r3
 8001dc4:	bfb8      	it	lt
 8001dc6:	4618      	movlt	r0, r3
 8001dc8:	e7a6      	b.n	8001d18 <_printf_i+0x160>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	4632      	mov	r2, r6
 8001dce:	4649      	mov	r1, r9
 8001dd0:	4640      	mov	r0, r8
 8001dd2:	47d0      	blx	sl
 8001dd4:	3001      	adds	r0, #1
 8001dd6:	d09d      	beq.n	8001d14 <_printf_i+0x15c>
 8001dd8:	3501      	adds	r5, #1
 8001dda:	68e3      	ldr	r3, [r4, #12]
 8001ddc:	9903      	ldr	r1, [sp, #12]
 8001dde:	1a5b      	subs	r3, r3, r1
 8001de0:	42ab      	cmp	r3, r5
 8001de2:	dcf2      	bgt.n	8001dca <_printf_i+0x212>
 8001de4:	e7eb      	b.n	8001dbe <_printf_i+0x206>
 8001de6:	2500      	movs	r5, #0
 8001de8:	f104 0619 	add.w	r6, r4, #25
 8001dec:	e7f5      	b.n	8001dda <_printf_i+0x222>
 8001dee:	bf00      	nop
 8001df0:	0800215e 	.word	0x0800215e
 8001df4:	0800216f 	.word	0x0800216f

08001df8 <__sflush_r>:
 8001df8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e00:	0716      	lsls	r6, r2, #28
 8001e02:	4605      	mov	r5, r0
 8001e04:	460c      	mov	r4, r1
 8001e06:	d454      	bmi.n	8001eb2 <__sflush_r+0xba>
 8001e08:	684b      	ldr	r3, [r1, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	dc02      	bgt.n	8001e14 <__sflush_r+0x1c>
 8001e0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	dd48      	ble.n	8001ea6 <__sflush_r+0xae>
 8001e14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e16:	2e00      	cmp	r6, #0
 8001e18:	d045      	beq.n	8001ea6 <__sflush_r+0xae>
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001e20:	682f      	ldr	r7, [r5, #0]
 8001e22:	6a21      	ldr	r1, [r4, #32]
 8001e24:	602b      	str	r3, [r5, #0]
 8001e26:	d030      	beq.n	8001e8a <__sflush_r+0x92>
 8001e28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001e2a:	89a3      	ldrh	r3, [r4, #12]
 8001e2c:	0759      	lsls	r1, r3, #29
 8001e2e:	d505      	bpl.n	8001e3c <__sflush_r+0x44>
 8001e30:	6863      	ldr	r3, [r4, #4]
 8001e32:	1ad2      	subs	r2, r2, r3
 8001e34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001e36:	b10b      	cbz	r3, 8001e3c <__sflush_r+0x44>
 8001e38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e3a:	1ad2      	subs	r2, r2, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e40:	6a21      	ldr	r1, [r4, #32]
 8001e42:	4628      	mov	r0, r5
 8001e44:	47b0      	blx	r6
 8001e46:	1c43      	adds	r3, r0, #1
 8001e48:	89a3      	ldrh	r3, [r4, #12]
 8001e4a:	d106      	bne.n	8001e5a <__sflush_r+0x62>
 8001e4c:	6829      	ldr	r1, [r5, #0]
 8001e4e:	291d      	cmp	r1, #29
 8001e50:	d82b      	bhi.n	8001eaa <__sflush_r+0xb2>
 8001e52:	4a2a      	ldr	r2, [pc, #168]	@ (8001efc <__sflush_r+0x104>)
 8001e54:	410a      	asrs	r2, r1
 8001e56:	07d6      	lsls	r6, r2, #31
 8001e58:	d427      	bmi.n	8001eaa <__sflush_r+0xb2>
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	04d9      	lsls	r1, r3, #19
 8001e5e:	6062      	str	r2, [r4, #4]
 8001e60:	6922      	ldr	r2, [r4, #16]
 8001e62:	6022      	str	r2, [r4, #0]
 8001e64:	d504      	bpl.n	8001e70 <__sflush_r+0x78>
 8001e66:	1c42      	adds	r2, r0, #1
 8001e68:	d101      	bne.n	8001e6e <__sflush_r+0x76>
 8001e6a:	682b      	ldr	r3, [r5, #0]
 8001e6c:	b903      	cbnz	r3, 8001e70 <__sflush_r+0x78>
 8001e6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8001e70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001e72:	602f      	str	r7, [r5, #0]
 8001e74:	b1b9      	cbz	r1, 8001ea6 <__sflush_r+0xae>
 8001e76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e7a:	4299      	cmp	r1, r3
 8001e7c:	d002      	beq.n	8001e84 <__sflush_r+0x8c>
 8001e7e:	4628      	mov	r0, r5
 8001e80:	f7ff fbee 	bl	8001660 <_free_r>
 8001e84:	2300      	movs	r3, #0
 8001e86:	6363      	str	r3, [r4, #52]	@ 0x34
 8001e88:	e00d      	b.n	8001ea6 <__sflush_r+0xae>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	4628      	mov	r0, r5
 8001e8e:	47b0      	blx	r6
 8001e90:	4602      	mov	r2, r0
 8001e92:	1c50      	adds	r0, r2, #1
 8001e94:	d1c9      	bne.n	8001e2a <__sflush_r+0x32>
 8001e96:	682b      	ldr	r3, [r5, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0c6      	beq.n	8001e2a <__sflush_r+0x32>
 8001e9c:	2b1d      	cmp	r3, #29
 8001e9e:	d001      	beq.n	8001ea4 <__sflush_r+0xac>
 8001ea0:	2b16      	cmp	r3, #22
 8001ea2:	d11d      	bne.n	8001ee0 <__sflush_r+0xe8>
 8001ea4:	602f      	str	r7, [r5, #0]
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	e021      	b.n	8001eee <__sflush_r+0xf6>
 8001eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	e01a      	b.n	8001ee8 <__sflush_r+0xf0>
 8001eb2:	690f      	ldr	r7, [r1, #16]
 8001eb4:	2f00      	cmp	r7, #0
 8001eb6:	d0f6      	beq.n	8001ea6 <__sflush_r+0xae>
 8001eb8:	0793      	lsls	r3, r2, #30
 8001eba:	680e      	ldr	r6, [r1, #0]
 8001ebc:	600f      	str	r7, [r1, #0]
 8001ebe:	bf0c      	ite	eq
 8001ec0:	694b      	ldreq	r3, [r1, #20]
 8001ec2:	2300      	movne	r3, #0
 8001ec4:	eba6 0807 	sub.w	r8, r6, r7
 8001ec8:	608b      	str	r3, [r1, #8]
 8001eca:	f1b8 0f00 	cmp.w	r8, #0
 8001ece:	ddea      	ble.n	8001ea6 <__sflush_r+0xae>
 8001ed0:	4643      	mov	r3, r8
 8001ed2:	463a      	mov	r2, r7
 8001ed4:	6a21      	ldr	r1, [r4, #32]
 8001ed6:	4628      	mov	r0, r5
 8001ed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001eda:	47b0      	blx	r6
 8001edc:	2800      	cmp	r0, #0
 8001ede:	dc08      	bgt.n	8001ef2 <__sflush_r+0xfa>
 8001ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ee8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001eec:	81a3      	strh	r3, [r4, #12]
 8001eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ef2:	4407      	add	r7, r0
 8001ef4:	eba8 0800 	sub.w	r8, r8, r0
 8001ef8:	e7e7      	b.n	8001eca <__sflush_r+0xd2>
 8001efa:	bf00      	nop
 8001efc:	dfbffffe 	.word	0xdfbffffe

08001f00 <_fflush_r>:
 8001f00:	b538      	push	{r3, r4, r5, lr}
 8001f02:	690b      	ldr	r3, [r1, #16]
 8001f04:	4605      	mov	r5, r0
 8001f06:	460c      	mov	r4, r1
 8001f08:	b913      	cbnz	r3, 8001f10 <_fflush_r+0x10>
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4628      	mov	r0, r5
 8001f0e:	bd38      	pop	{r3, r4, r5, pc}
 8001f10:	b118      	cbz	r0, 8001f1a <_fflush_r+0x1a>
 8001f12:	6a03      	ldr	r3, [r0, #32]
 8001f14:	b90b      	cbnz	r3, 8001f1a <_fflush_r+0x1a>
 8001f16:	f7ff f9af 	bl	8001278 <__sinit>
 8001f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f3      	beq.n	8001f0a <_fflush_r+0xa>
 8001f22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001f24:	07d0      	lsls	r0, r2, #31
 8001f26:	d404      	bmi.n	8001f32 <_fflush_r+0x32>
 8001f28:	0599      	lsls	r1, r3, #22
 8001f2a:	d402      	bmi.n	8001f32 <_fflush_r+0x32>
 8001f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f2e:	f7ff fb94 	bl	800165a <__retarget_lock_acquire_recursive>
 8001f32:	4628      	mov	r0, r5
 8001f34:	4621      	mov	r1, r4
 8001f36:	f7ff ff5f 	bl	8001df8 <__sflush_r>
 8001f3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001f3c:	4605      	mov	r5, r0
 8001f3e:	07da      	lsls	r2, r3, #31
 8001f40:	d4e4      	bmi.n	8001f0c <_fflush_r+0xc>
 8001f42:	89a3      	ldrh	r3, [r4, #12]
 8001f44:	059b      	lsls	r3, r3, #22
 8001f46:	d4e1      	bmi.n	8001f0c <_fflush_r+0xc>
 8001f48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f4a:	f7ff fb87 	bl	800165c <__retarget_lock_release_recursive>
 8001f4e:	e7dd      	b.n	8001f0c <_fflush_r+0xc>

08001f50 <__swhatbuf_r>:
 8001f50:	b570      	push	{r4, r5, r6, lr}
 8001f52:	460c      	mov	r4, r1
 8001f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f58:	b096      	sub	sp, #88	@ 0x58
 8001f5a:	4615      	mov	r5, r2
 8001f5c:	2900      	cmp	r1, #0
 8001f5e:	461e      	mov	r6, r3
 8001f60:	da0c      	bge.n	8001f7c <__swhatbuf_r+0x2c>
 8001f62:	89a3      	ldrh	r3, [r4, #12]
 8001f64:	2100      	movs	r1, #0
 8001f66:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001f6a:	bf14      	ite	ne
 8001f6c:	2340      	movne	r3, #64	@ 0x40
 8001f6e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001f72:	2000      	movs	r0, #0
 8001f74:	6031      	str	r1, [r6, #0]
 8001f76:	602b      	str	r3, [r5, #0]
 8001f78:	b016      	add	sp, #88	@ 0x58
 8001f7a:	bd70      	pop	{r4, r5, r6, pc}
 8001f7c:	466a      	mov	r2, sp
 8001f7e:	f000 f849 	bl	8002014 <_fstat_r>
 8001f82:	2800      	cmp	r0, #0
 8001f84:	dbed      	blt.n	8001f62 <__swhatbuf_r+0x12>
 8001f86:	9901      	ldr	r1, [sp, #4]
 8001f88:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001f8c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001f90:	4259      	negs	r1, r3
 8001f92:	4159      	adcs	r1, r3
 8001f94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f98:	e7eb      	b.n	8001f72 <__swhatbuf_r+0x22>

08001f9a <__smakebuf_r>:
 8001f9a:	898b      	ldrh	r3, [r1, #12]
 8001f9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f9e:	079d      	lsls	r5, r3, #30
 8001fa0:	4606      	mov	r6, r0
 8001fa2:	460c      	mov	r4, r1
 8001fa4:	d507      	bpl.n	8001fb6 <__smakebuf_r+0x1c>
 8001fa6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001faa:	6023      	str	r3, [r4, #0]
 8001fac:	6123      	str	r3, [r4, #16]
 8001fae:	2301      	movs	r3, #1
 8001fb0:	6163      	str	r3, [r4, #20]
 8001fb2:	b003      	add	sp, #12
 8001fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fb6:	ab01      	add	r3, sp, #4
 8001fb8:	466a      	mov	r2, sp
 8001fba:	f7ff ffc9 	bl	8001f50 <__swhatbuf_r>
 8001fbe:	9f00      	ldr	r7, [sp, #0]
 8001fc0:	4605      	mov	r5, r0
 8001fc2:	4630      	mov	r0, r6
 8001fc4:	4639      	mov	r1, r7
 8001fc6:	f7ff fbb7 	bl	8001738 <_malloc_r>
 8001fca:	b948      	cbnz	r0, 8001fe0 <__smakebuf_r+0x46>
 8001fcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fd0:	059a      	lsls	r2, r3, #22
 8001fd2:	d4ee      	bmi.n	8001fb2 <__smakebuf_r+0x18>
 8001fd4:	f023 0303 	bic.w	r3, r3, #3
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	81a3      	strh	r3, [r4, #12]
 8001fde:	e7e2      	b.n	8001fa6 <__smakebuf_r+0xc>
 8001fe0:	89a3      	ldrh	r3, [r4, #12]
 8001fe2:	6020      	str	r0, [r4, #0]
 8001fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fe8:	81a3      	strh	r3, [r4, #12]
 8001fea:	9b01      	ldr	r3, [sp, #4]
 8001fec:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001ff0:	b15b      	cbz	r3, 800200a <__smakebuf_r+0x70>
 8001ff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	f000 f81e 	bl	8002038 <_isatty_r>
 8001ffc:	b128      	cbz	r0, 800200a <__smakebuf_r+0x70>
 8001ffe:	89a3      	ldrh	r3, [r4, #12]
 8002000:	f023 0303 	bic.w	r3, r3, #3
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	81a3      	strh	r3, [r4, #12]
 800200a:	89a3      	ldrh	r3, [r4, #12]
 800200c:	431d      	orrs	r5, r3
 800200e:	81a5      	strh	r5, [r4, #12]
 8002010:	e7cf      	b.n	8001fb2 <__smakebuf_r+0x18>
	...

08002014 <_fstat_r>:
 8002014:	b538      	push	{r3, r4, r5, lr}
 8002016:	2300      	movs	r3, #0
 8002018:	4d06      	ldr	r5, [pc, #24]	@ (8002034 <_fstat_r+0x20>)
 800201a:	4604      	mov	r4, r0
 800201c:	4608      	mov	r0, r1
 800201e:	4611      	mov	r1, r2
 8002020:	602b      	str	r3, [r5, #0]
 8002022:	f000 f83f 	bl	80020a4 <_fstat>
 8002026:	1c43      	adds	r3, r0, #1
 8002028:	d102      	bne.n	8002030 <_fstat_r+0x1c>
 800202a:	682b      	ldr	r3, [r5, #0]
 800202c:	b103      	cbz	r3, 8002030 <_fstat_r+0x1c>
 800202e:	6023      	str	r3, [r4, #0]
 8002030:	bd38      	pop	{r3, r4, r5, pc}
 8002032:	bf00      	nop
 8002034:	200001cc 	.word	0x200001cc

08002038 <_isatty_r>:
 8002038:	b538      	push	{r3, r4, r5, lr}
 800203a:	2300      	movs	r3, #0
 800203c:	4d05      	ldr	r5, [pc, #20]	@ (8002054 <_isatty_r+0x1c>)
 800203e:	4604      	mov	r4, r0
 8002040:	4608      	mov	r0, r1
 8002042:	602b      	str	r3, [r5, #0]
 8002044:	f000 f836 	bl	80020b4 <_isatty>
 8002048:	1c43      	adds	r3, r0, #1
 800204a:	d102      	bne.n	8002052 <_isatty_r+0x1a>
 800204c:	682b      	ldr	r3, [r5, #0]
 800204e:	b103      	cbz	r3, 8002052 <_isatty_r+0x1a>
 8002050:	6023      	str	r3, [r4, #0]
 8002052:	bd38      	pop	{r3, r4, r5, pc}
 8002054:	200001cc 	.word	0x200001cc

08002058 <_sbrk_r>:
 8002058:	b538      	push	{r3, r4, r5, lr}
 800205a:	2300      	movs	r3, #0
 800205c:	4d05      	ldr	r5, [pc, #20]	@ (8002074 <_sbrk_r+0x1c>)
 800205e:	4604      	mov	r4, r0
 8002060:	4608      	mov	r0, r1
 8002062:	602b      	str	r3, [r5, #0]
 8002064:	f000 f83e 	bl	80020e4 <_sbrk>
 8002068:	1c43      	adds	r3, r0, #1
 800206a:	d102      	bne.n	8002072 <_sbrk_r+0x1a>
 800206c:	682b      	ldr	r3, [r5, #0]
 800206e:	b103      	cbz	r3, 8002072 <_sbrk_r+0x1a>
 8002070:	6023      	str	r3, [r4, #0]
 8002072:	bd38      	pop	{r3, r4, r5, pc}
 8002074:	200001cc 	.word	0x200001cc

08002078 <memchr>:
 8002078:	b2c9      	uxtb	r1, r1
 800207a:	4603      	mov	r3, r0
 800207c:	4402      	add	r2, r0
 800207e:	b510      	push	{r4, lr}
 8002080:	4293      	cmp	r3, r2
 8002082:	4618      	mov	r0, r3
 8002084:	d101      	bne.n	800208a <memchr+0x12>
 8002086:	2000      	movs	r0, #0
 8002088:	e003      	b.n	8002092 <memchr+0x1a>
 800208a:	7804      	ldrb	r4, [r0, #0]
 800208c:	3301      	adds	r3, #1
 800208e:	428c      	cmp	r4, r1
 8002090:	d1f6      	bne.n	8002080 <memchr+0x8>
 8002092:	bd10      	pop	{r4, pc}

08002094 <_close>:
 8002094:	4b02      	ldr	r3, [pc, #8]	@ (80020a0 <_close+0xc>)
 8002096:	2258      	movs	r2, #88	@ 0x58
 8002098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	4770      	bx	lr
 80020a0:	200001cc 	.word	0x200001cc

080020a4 <_fstat>:
 80020a4:	4b02      	ldr	r3, [pc, #8]	@ (80020b0 <_fstat+0xc>)
 80020a6:	2258      	movs	r2, #88	@ 0x58
 80020a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	4770      	bx	lr
 80020b0:	200001cc 	.word	0x200001cc

080020b4 <_isatty>:
 80020b4:	4b02      	ldr	r3, [pc, #8]	@ (80020c0 <_isatty+0xc>)
 80020b6:	2258      	movs	r2, #88	@ 0x58
 80020b8:	2000      	movs	r0, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	200001cc 	.word	0x200001cc

080020c4 <_lseek>:
 80020c4:	4b02      	ldr	r3, [pc, #8]	@ (80020d0 <_lseek+0xc>)
 80020c6:	2258      	movs	r2, #88	@ 0x58
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	4770      	bx	lr
 80020d0:	200001cc 	.word	0x200001cc

080020d4 <_read>:
 80020d4:	4b02      	ldr	r3, [pc, #8]	@ (80020e0 <_read+0xc>)
 80020d6:	2258      	movs	r2, #88	@ 0x58
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	4770      	bx	lr
 80020e0:	200001cc 	.word	0x200001cc

080020e4 <_sbrk>:
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <_sbrk+0x14>)
 80020e6:	4603      	mov	r3, r0
 80020e8:	6811      	ldr	r1, [r2, #0]
 80020ea:	b909      	cbnz	r1, 80020f0 <_sbrk+0xc>
 80020ec:	4903      	ldr	r1, [pc, #12]	@ (80020fc <_sbrk+0x18>)
 80020ee:	6011      	str	r1, [r2, #0]
 80020f0:	6810      	ldr	r0, [r2, #0]
 80020f2:	4403      	add	r3, r0
 80020f4:	6013      	str	r3, [r2, #0]
 80020f6:	4770      	bx	lr
 80020f8:	200001dc 	.word	0x200001dc
 80020fc:	200001e0 	.word	0x200001e0

08002100 <_init>:
 8002100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002102:	bf00      	nop
 8002104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002106:	bc08      	pop	{r3}
 8002108:	469e      	mov	lr, r3
 800210a:	4770      	bx	lr

0800210c <_fini>:
 800210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800210e:	bf00      	nop
 8002110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002112:	bc08      	pop	{r3}
 8002114:	469e      	mov	lr, r3
 8002116:	4770      	bx	lr
