Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:40:21
gem5 executing on mnemosyne.ecn.purdue.edu, pid 314
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2abfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2ac3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2ad0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2adaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2ae2eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a6ceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a75eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a7eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a87eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a8feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a99eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2aa1eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a2beb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a33eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a3eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a46eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a4feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a59eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a61eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29ebeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29f3eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29fdeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a05eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a0feb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a18eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2a22eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29aaeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29b2eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29bdeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29c6eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29d0eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29d8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29e2eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f296aeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2973eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f297ceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2985eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f298eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2996eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29a0eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f29a8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2933eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f293ceb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2945eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f294eeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2957eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2960eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2969eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28f3eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28fbeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2905eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f290deb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2917eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2921eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28aaeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28b3eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28bdeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28c6eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28cfeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28d7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28dfeb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f28e8eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f2871eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f287aeb8>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2883ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f288b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28950b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2895b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f289d588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f289dfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28a7a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28304e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2830f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28399b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2841438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2841e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2849908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2853390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2853dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f285c860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28662e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2866d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27ee7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27f7240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27f7c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2800710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f280a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f280abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2812668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f281c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f281cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f28245c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27ae048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27aea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27b7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27b7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27bf9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27c9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27c9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27d2940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27d93c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27d9e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27e3898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f276c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f276cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27757f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2780278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2780cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2788748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27911d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2791c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27996a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27a2128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f27a2b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f272c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2733080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2733ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f273c550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f273cf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2746a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f274e4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f274eef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2758978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2761400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2761e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f26eb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f26f3358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f26f3da0>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f26fb710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f26fb940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f26fbb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f26fbda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f26fbfd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2707240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2707470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f27076a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f27078d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2707b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2707d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2707f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f27121d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2712ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271b160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271b390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271b5c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271b7f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271ba20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271bc50>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f271be80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f27290f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2729320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2729550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2729780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f27299b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f2729be0>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f43f268d5c0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f43f268dbe0>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_facesim
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Real time: 195.66s
Total real time: 195.66s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123221000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123855979.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 651011123855979 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011123855979  simulated seconds
Real time: 0.88s
Total real time: 196.53s
Dumping and resetting stats...
Switched CPUS @ tick 651011123855979
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123856768.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 651011131053237 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011131053237  simulated seconds
Real time: 11.67s
Total real time: 214.45s
Dumping and resetting stats...
Done with simulation! Completely exiting...
