{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "05", "@timestamp": "2021-05-05T21:52:59.000059-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "09", "@year": "2011", "@month": "06"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Dept."}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Multilevel models for data processing", "abstracts": "The paper suggests multilevel models for data processing and demonstrates advantages of such models on examples of data sorting. Three different techniques are discussed, namely graph walk, using tree-like structures and sorting networks. The relevant implementations were done on the basis of hierarchical finite state machines and verified in commercially available FPGAs. Experiments and comparisons demonstrate that the results enable the performance of processing for different types of data to be increased compared to known implementations. \u00a9 2011 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Algorithms", "@xml:lang": "eng"}, {"$": "Data models", "@xml:lang": "eng"}, {"$": "Data processing", "@xml:lang": "eng"}, {"$": "Field programmable gate arrays", "@xml:lang": "eng"}, {"$": "Trees", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE GCC Conf. Exhib., GCC", "@country": "usa", "issuetitle": "2011 IEEE GCC Conference and Exhibition, GCC", "volisspag": {"pagerange": {"@first": "136", "@last": "139"}}, "@type": "p", "publicationyear": {"@first": "2011"}, "isbn": {"$": "9781612841199", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2011 IEEE GCC Conference and Exhibition, GCC 2011", "confcatnumber": "CFP1129A-ART", "conflocation": {"city-group": "Dubai", "@country": "are"}, "confcode": "84848", "confdate": {"enddate": {"@day": "22", "@year": "2011", "@month": "02"}, "startdate": {"@day": "19", "@year": "2011", "@month": "02"}}}}}, "sourcetitle": "2011 IEEE GCC Conference and Exhibition, GCC 2011", "article-number": "5752494", "@srcid": "19900191834", "publicationdate": {"year": "2011", "date-text": {"@xfab-added": "true", "$": "2011"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "1711"}, {"$": "2207"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "461.9", "classification-description": "Biology"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "922.2", "classification-description": "Mathematical Statistics"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "09", "@year": "2011", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "361880492", "@idtype": "PUI"}, {"$": "20112314038640", "@idtype": "CPX"}, {"$": "79957973967", "@idtype": "SCP"}, {"$": "79957973967", "@idtype": "SGR"}], "ce:doi": "10.1109/IEEEGCC.2011.5752494"}}, "tail": {"bibliography": {"@refcount": "17", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Data processing on FPGAs\", Proc. VLDB Endowment 2(1), 2009.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proc. VLDB Endowment"}}, {"ref-fulltext": "N.K. Govindaraju, J. Gray, R. Kumar, D. Manocha, \"GPUTeraSort: High performance graphics co-processor sorting for large database management\", Proc. 2006 ACM SIGMOD Int'l Conference on Management of Data, Chicago, IL, USA, pp. 325-336, 2006. (Pubitemid 46950863)", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "GPUTeraSort: High performance graphics co-processor sorting for large database management"}, "refd-itemidlist": {"itemid": {"$": "33947607609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "325", "@last": "336"}}, "ref-text": "DOI 10.1145/1142473.1142511, SIGMOD 2006 - Proceedings of the ACM SIGMOD International Conference on Management of Data", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Govindaraju", "ce:indexed-name": "Govindaraju N."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gray", "ce:indexed-name": "Gray J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar R."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Manocha", "ce:indexed-name": "Manocha D."}]}, "ref-sourcetitle": "Proceedings of the ACM SIGMOD International Conference on Management of Data"}}, {"ref-fulltext": "H. Inoue, T. Moriyama, H. Komatsu, T. Nakatani, \"AA-Sort: A new parallel sorting algorithm for multi-core SIMD processors\", Proc. Int'l Conference on Parallel Architecture and Compilation Techniques (PACT), Brasov, Romania, pp. 189-198, 2007.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "AA-sort: A new parallel sorting algorithm for multi-core SIMD processors"}, "refd-itemidlist": {"itemid": {"$": "47849101190", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "189", "@last": "198"}}, "ref-text": "Brasov, Romania", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Inoue", "ce:indexed-name": "Inoue H."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Moriyama", "ce:indexed-name": "Moriyama T."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Komatsu", "ce:indexed-name": "Komatsu H."}, {"@seq": "4", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nakatani", "ce:indexed-name": "Nakatani T."}]}, "ref-sourcetitle": "Proc. Int'l Conference on Parallel Architecture and Compilation Techniques (PACT)"}}, {"ref-fulltext": "B. Gedik, R.R. Bordawekar, P.S. Yu, \"CellSort: High performance sorting on the Cell processor\", Proc. 33rd Int'l Conference on Very Large Data Bases (VLDB), Vienna, Austria, pp. 1286-1297, 2007.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "CellSort: High performance sorting on the cell processor"}, "refd-itemidlist": {"itemid": {"$": "85011017823", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1286", "@last": "1297"}}, "ref-text": "Vienna, Austria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Gedik", "ce:indexed-name": "Gedik B."}, {"@seq": "2", "ce:initials": "R.R.", "@_fa": "true", "ce:surname": "Bordawekar", "ce:indexed-name": "Bordawekar R.R."}, {"@seq": "3", "ce:initials": "P.S.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu P.S."}]}, "ref-sourcetitle": "Proc. 33rd Int'l Conference on Very Large Data Bases (VLDB)"}}, {"ref-fulltext": "J. Chhugani, A.D. Nguyen, V.W. Lee, W. Macy, M. Hagog, Y.K. Chen, A. Baransi, S. Kumar, P. Dubey, \"Efficient implementation of sorting on multi-core SIMD CPU architecture\", Proc VLDB Endowment 1(2), pp. 1313-1324, 2008.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Efficient implementation of sorting on multi-core SIMD CPU architecture"}, "refd-itemidlist": {"itemid": {"$": "84865096511", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "2"}, "pagerange": {"@first": "1313", "@last": "1324"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Chhugani", "ce:indexed-name": "Chhugani J."}, {"@seq": "2", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen A.D."}, {"@seq": "3", "ce:initials": "V.W.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee V.W."}, {"@seq": "4", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Macy", "ce:indexed-name": "Macy W."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Hagog", "ce:indexed-name": "Hagog M."}, {"@seq": "6", "ce:initials": "Y.K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen Y.K."}, {"@seq": "7", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Baransi", "ce:indexed-name": "Baransi A."}, {"@seq": "8", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar S."}, {"@seq": "9", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dubey", "ce:indexed-name": "Dubey P."}]}, "ref-sourcetitle": "Proc VLDB Endowment"}}, {"ref-fulltext": "D.J. Greaves, S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs\", Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2008.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-programmable Custom Computing Machines (FCCM)"}}, {"ref-fulltext": "S.S. Huang, A. Hormati, D.F. Bacon, R. Rabbah, \"Liquid Metal: Object-oriented programming across the hardware/software boundary\", European Conference on Object-Oriented Programming, Paphos, Cyprus, 2008.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Liquid metal: Object-oriented programming across the hardware/software boundary"}, "refd-itemidlist": {"itemid": {"$": "67650081614", "@idtype": "SGR"}}, "ref-text": "Paphos, Cyprus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S.S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Hormati", "ce:indexed-name": "Hormati A."}, {"@seq": "3", "ce:initials": "D.F.", "@_fa": "true", "ce:surname": "Bacon", "ce:indexed-name": "Bacon D.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rabbah", "ce:indexed-name": "Rabbah R."}]}, "ref-sourcetitle": "European Conference on Object-oriented Programming"}}, {"ref-fulltext": "A. Mitra, M.R. Vieira, P. Bakalov, V.J. Tsotras, W. Najjar, \"Boosting XML Filtering through a scalable FPGA-based architecture\", Proc. Conference on Innovative Data Systems Research (CIDR), Asilomar, CA, USA, 2009.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Boosting XML filtering through a scalable FPGA-based architecture"}, "refd-itemidlist": {"itemid": {"$": "84858633077", "@idtype": "SGR"}}, "ref-text": "Asilomar, CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Mitra", "ce:indexed-name": "Mitra A."}, {"@seq": "2", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Vieira", "ce:indexed-name": "Vieira M.R."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bakalov", "ce:indexed-name": "Bakalov P."}, {"@seq": "4", "ce:initials": "V.J.", "@_fa": "true", "ce:surname": "Tsotras", "ce:indexed-name": "Tsotras V.J."}, {"@seq": "5", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Najjar", "ce:indexed-name": "Najjar W."}]}, "ref-sourcetitle": "Proc. Conference on Innovative Data Systems Research (CIDR)"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching, 2nd edn., Addison-Wesley, 1998.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-text": "2nd edn., Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Volume 3: Sorting and Searching"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. of the 45th ACM/IEEE Design Automation Conference - DAC 2008, pp. 780-785.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. of the 45th ACM/IEEE Design Automation Conference - DAC"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Recursive and Iterative Algorithms for N-ary Search Problems\", Proc. of AISPP'2006, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August 2006, pp. 81-90.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Recursive and iterative algorithms for N-ary search problems"}, "refd-itemidlist": {"itemid": {"$": "84927608470", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "81", "@last": "90"}}, "ref-text": "19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of AISPP'2006"}}, {"ref-fulltext": "B.W. Kernighan, D.M. Ritchie, The C Programming Language, Prentice Hall, 1988.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, A. Sudnitson. \"Hardware Implementation of Recursive Algorithms\". In Proc. of the 53rd IEEE Int. Symposium on Circuits and Systems, Seattle, USA, August, 2010.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-text": "Seattle, USA, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 53rd IEEE Int. Symposium on Circuits and Systems"}}, {"ref-fulltext": "Sklyarov, V, Hierarchical Finite-State Machines and Their Use for Digital Control, IEEE Transactions on VLSI Systems, 1999, Vol. 7, No 2, pp. 222-228.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "R.D. Chamberlain, N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rd Int'l Workshop on High-Performance Reconfigurable Computing Technology and Applications, November 2009.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int'l Workshop on High-performance Reconfigurable Computing Technology and Applications"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79957973967", "dc:description": "The paper suggests multilevel models for data processing and demonstrates advantages of such models on examples of data sorting. Three different techniques are discussed, namely graph walk, using tree-like structures and sorting networks. The relevant implementations were done on the basis of hierarchical finite state machines and verified in commercially available FPGAs. Experiments and comparisons demonstrate that the results enable the performance of processing for different types of data to be increased compared to known implementations. \u00a9 2011 IEEE.", "prism:coverDate": "2011-06-09", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79957973967", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79957973967"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79957973967&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79957973967&origin=inward"}], "prism:isbn": "9781612841199", "prism:publicationName": "2011 IEEE GCC Conference and Exhibition, GCC 2011", "source-id": "19900191834", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "136-139", "dc:title": "Multilevel models for data processing", "prism:endingPage": "139", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/IEEEGCC.2011.5752494", "prism:startingPage": "136", "article-number": "5752494", "dc:identifier": "SCOPUS_ID:79957973967"}, "idxterms": {"mainterm": [{"$": "Data models", "@weight": "a", "@candidate": "n"}, {"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Multilevel model", "@weight": "a", "@candidate": "n"}, {"$": "Sorting network", "@weight": "a", "@candidate": "n"}, {"$": "Three different techniques", "@weight": "a", "@candidate": "n"}, {"$": "Tree-like structures", "@weight": "a", "@candidate": "n"}, {"$": "Trees", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Algorithms"}, {"@_fa": "true", "$": "Data models"}, {"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "Field programmable gate arrays"}, {"@_fa": "true", "$": "Trees"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Signal Processing", "@code": "1711", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}