

================================================================
== Vivado HLS Report for 'single_block_AES_encrypt_shift_rows'
================================================================
* Date:           Thu Feb 08 12:12:16 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.04ns
ST_1: state_15_read_2 [1/1] 1.04ns
.preheader.preheader.0:0  %state_15_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_15_read)

ST_1: state_14_read11 [1/1] 1.04ns
.preheader.preheader.0:1  %state_14_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_14_read)

ST_1: state_13_read_2 [1/1] 1.04ns
.preheader.preheader.0:2  %state_13_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_13_read)

ST_1: state_12_read_2 [1/1] 1.04ns
.preheader.preheader.0:3  %state_12_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_12_read)

ST_1: state_11_read_2 [1/1] 1.04ns
.preheader.preheader.0:4  %state_11_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_11_read)

ST_1: state_10_read_2 [1/1] 1.04ns
.preheader.preheader.0:5  %state_10_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_10_read)

ST_1: state_9_read_2 [1/1] 1.04ns
.preheader.preheader.0:6  %state_9_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_9_read)

ST_1: state_8_read_2 [1/1] 1.04ns
.preheader.preheader.0:7  %state_8_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_8_read)

ST_1: state_7_read_2 [1/1] 1.04ns
.preheader.preheader.0:8  %state_7_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_7_read)

ST_1: state_6_read_2 [1/1] 1.04ns
.preheader.preheader.0:9  %state_6_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_6_read)

ST_1: state_5_read_2 [1/1] 1.04ns
.preheader.preheader.0:10  %state_5_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_5_read)

ST_1: state_4_read_2 [1/1] 1.04ns
.preheader.preheader.0:11  %state_4_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_4_read)

ST_1: mrv [1/1] 0.00ns
.preheader.preheader.0:12  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %state_5_read_2, 0

ST_1: mrv_1 [1/1] 0.00ns
.preheader.preheader.0:13  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %state_6_read_2, 1

ST_1: mrv_2 [1/1] 0.00ns
.preheader.preheader.0:14  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %state_7_read_2, 2

ST_1: mrv_3 [1/1] 0.00ns
.preheader.preheader.0:15  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %state_4_read_2, 3

ST_1: mrv_4 [1/1] 0.00ns
.preheader.preheader.0:16  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %state_10_read_2, 4

ST_1: mrv_5 [1/1] 0.00ns
.preheader.preheader.0:17  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %state_11_read_2, 5

ST_1: mrv_6 [1/1] 0.00ns
.preheader.preheader.0:18  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %state_8_read_2, 6

ST_1: mrv_7 [1/1] 0.00ns
.preheader.preheader.0:19  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %state_9_read_2, 7

ST_1: mrv_8 [1/1] 0.00ns
.preheader.preheader.0:20  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %state_15_read_2, 8

ST_1: mrv_9 [1/1] 0.00ns
.preheader.preheader.0:21  %mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %state_12_read_2, 9

ST_1: mrv_10 [1/1] 0.00ns
.preheader.preheader.0:22  %mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %state_13_read_2, 10

ST_1: mrv_11 [1/1] 0.00ns
.preheader.preheader.0:23  %mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %state_14_read11, 11

ST_1: stg_26 [1/1] 0.00ns
.preheader.preheader.0:24  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
