

================================================================
== Vivado HLS Report for 'lbus_fifo_write'
================================================================
* Date:           Thu Jul 25 02:37:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lbus_fifo_write
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.493|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_3_mty_V), !map !56"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_2_mty_V), !map !62"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_1_mty_V), !map !68"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %lbus_0_mty_V), !map !74"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_err_V), !map !80"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_err_V), !map !84"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_err_V), !map !88"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_err_V), !map !92"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_eop_V), !map !96"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_eop_V), !map !100"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_eop_V), !map !104"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_eop_V), !map !108"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_sop_V), !map !112"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_sop_V), !map !116"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_sop_V), !map !120"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_sop_V), !map !124"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_3_ena_V), !map !128"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_2_ena_V), !map !132"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_1_ena_V), !map !136"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_0_ena_V), !map !140"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_3_data_V), !map !144"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_2_data_V), !map !148"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_1_data_V), !map !152"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %lbus_0_data_V), !map !156"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i408* %lbus_fifo_pkt_end), !map !160"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i544* %lbus_fifo), !map !215"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_we_V), !map !288"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %lbus_fifo_pkt_end_we_V), !map !292"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !296"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @lbus_fifo_write_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:41]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %lbus_0_data_V, i128* %lbus_1_data_V, i128* %lbus_2_data_V, i128* %lbus_3_data_V, i1* %lbus_0_ena_V, i1* %lbus_1_ena_V, i1* %lbus_2_ena_V, i1* %lbus_3_ena_V, i1* %lbus_0_sop_V, i1* %lbus_1_sop_V, i1* %lbus_2_sop_V, i1* %lbus_3_sop_V, i1* %lbus_0_eop_V, i1* %lbus_1_eop_V, i1* %lbus_2_eop_V, i1* %lbus_3_eop_V, i1* %lbus_0_err_V, i1* %lbus_1_err_V, i1* %lbus_2_err_V, i1* %lbus_3_err_V, i4* %lbus_0_mty_V, i4* %lbus_1_mty_V, i4* %lbus_2_mty_V, i4* %lbus_3_mty_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:42]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i544* %lbus_fifo, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:43]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:44]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i408* %lbus_fifo_pkt_end, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:45]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %lbus_fifo_pkt_end_we_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:46]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:47]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_20 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_ena_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 39 'read' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_err_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 40 'read' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln1356_1)   --->   "%ret_V_50 = and i1 %lhs_V_20, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 41 'and' 'ret_V_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_ena_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 42 'read' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_err_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 43 'read' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1356_1)   --->   "%ret_V_51 = and i1 %lhs_V_1, %rhs_V_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 44 'and' 'ret_V_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_ena_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 45 'read' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_err_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 46 'read' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_52 = and i1 %lhs_V_3, %rhs_V_3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 47 'and' 'ret_V_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_ena_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 48 'read' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_err_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 49 'read' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_53 = and i1 %lhs_V_4, %rhs_V_5" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 50 'and' 'ret_V_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1356_1 = or i1 %ret_V_50, %ret_V_51" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 51 'or' 'or_ln1356_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%or_ln1356_2 = or i1 %ret_V_52, %ret_V_53" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 52 'or' 'or_ln1356_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = or i1 %or_ln1356_2, %or_ln1356_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 53 'or' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %ret_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71]   --->   Operation 54 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fifo_write_V_load = load i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:72]   --->   Operation 55 'load' 'fifo_write_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_we_V, i1 %fifo_write_V_load)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:72]   --->   Operation 56 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %lbus_fifo_pkt_end_we_V, i1 %fifo_write_V_load)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:73]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%lbus_output_reg0_dat_1 = load i128* @lbus_output_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 58 'load' 'lbus_output_reg0_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_24 = load i1* @lbus_output_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 59 'load' 'rhs_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lbus_output_reg0_sop_1 = load i1* @lbus_output_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 60 'load' 'lbus_output_reg0_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lbus_output_reg0_eop_1 = load i1* @lbus_output_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 61 'load' 'lbus_output_reg0_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lbus_output_reg0_err_1 = load i1* @lbus_output_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 62 'load' 'lbus_output_reg0_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lbus_output_reg0_mty_1 = load i4* @lbus_output_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:74]   --->   Operation 63 'load' 'lbus_output_reg0_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lbus_output_reg1_dat_1 = load i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 64 'load' 'lbus_output_reg1_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lbus_output_reg1_ena_1 = load i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 65 'load' 'lbus_output_reg1_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lbus_output_reg1_sop_1 = load i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 66 'load' 'lbus_output_reg1_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lbus_output_reg1_eop_1 = load i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 67 'load' 'lbus_output_reg1_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lbus_output_reg1_err_1 = load i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 68 'load' 'lbus_output_reg1_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lbus_output_reg1_mty_1 = load i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:75]   --->   Operation 69 'load' 'lbus_output_reg1_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lbus_output_reg2_dat_1 = load i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 70 'load' 'lbus_output_reg2_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lbus_output_reg2_ena_1 = load i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 71 'load' 'lbus_output_reg2_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lbus_output_reg2_sop_1 = load i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 72 'load' 'lbus_output_reg2_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lbus_output_reg2_eop_1 = load i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 73 'load' 'lbus_output_reg2_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lbus_output_reg2_err_1 = load i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 74 'load' 'lbus_output_reg2_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%lbus_output_reg2_mty_1 = load i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:76]   --->   Operation 75 'load' 'lbus_output_reg2_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lbus_output_reg3_dat_1 = load i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 76 'load' 'lbus_output_reg3_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lbus_output_reg3_ena_1 = load i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 77 'load' 'lbus_output_reg3_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lbus_output_reg3_sop_1 = load i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 78 'load' 'lbus_output_reg3_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%lbus_output_reg3_eop_1 = load i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 79 'load' 'lbus_output_reg3_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%lbus_output_reg3_err_1 = load i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 80 'load' 'lbus_output_reg3_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lbus_output_reg3_mty_1 = load i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 81 'load' 'lbus_output_reg3_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%lbus_fifo70_part_set = call i544 @_ssdm_op_BitConcatenate.i544.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_output_reg3_mty_1, i1 %lbus_output_reg3_err_1, i1 %lbus_output_reg3_eop_1, i1 %lbus_output_reg3_sop_1, i1 %lbus_output_reg3_ena_1, i128 %lbus_output_reg3_dat_1, i4 %lbus_output_reg2_mty_1, i1 %lbus_output_reg2_err_1, i1 %lbus_output_reg2_eop_1, i1 %lbus_output_reg2_sop_1, i1 %lbus_output_reg2_ena_1, i128 %lbus_output_reg2_dat_1, i4 %lbus_output_reg1_mty_1, i1 %lbus_output_reg1_err_1, i1 %lbus_output_reg1_eop_1, i1 %lbus_output_reg1_sop_1, i1 %lbus_output_reg1_ena_1, i128 %lbus_output_reg1_dat_1, i4 %lbus_output_reg0_mty_1, i1 %lbus_output_reg0_err_1, i1 %lbus_output_reg0_eop_1, i1 %lbus_output_reg0_sop_1, i1 %rhs_V_24, i128 %lbus_output_reg0_dat_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 82 'bitconcatenate' 'lbus_fifo70_part_set' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i544P(i544* %lbus_fifo, i544 %lbus_fifo70_part_set)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:77]   --->   Operation 83 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_dat_1 = load i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 84 'load' 'lbus_endpkt_reg0_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_ena_1 = load i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 85 'load' 'lbus_endpkt_reg0_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_sop_1 = load i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 86 'load' 'lbus_endpkt_reg0_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_eop_1 = load i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 87 'load' 'lbus_endpkt_reg0_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_err_1 = load i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 88 'load' 'lbus_endpkt_reg0_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg0_mty_1 = load i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:78]   --->   Operation 89 'load' 'lbus_endpkt_reg0_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_dat_1 = load i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 90 'load' 'lbus_endpkt_reg1_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_ena_1 = load i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 91 'load' 'lbus_endpkt_reg1_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_sop_1 = load i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 92 'load' 'lbus_endpkt_reg1_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_eop_1 = load i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 93 'load' 'lbus_endpkt_reg1_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_err_1 = load i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 94 'load' 'lbus_endpkt_reg1_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg1_mty_1 = load i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:79]   --->   Operation 95 'load' 'lbus_endpkt_reg1_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_dat_1 = load i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 96 'load' 'lbus_endpkt_reg2_dat_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_ena_1 = load i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 97 'load' 'lbus_endpkt_reg2_ena_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_sop_1 = load i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 98 'load' 'lbus_endpkt_reg2_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_eop_1 = load i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 99 'load' 'lbus_endpkt_reg2_eop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_err_1 = load i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 100 'load' 'lbus_endpkt_reg2_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lbus_endpkt_reg2_mty_1 = load i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 101 'load' 'lbus_endpkt_reg2_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%lbus_fifo_pkt_end1 = call i408 @_ssdm_op_BitConcatenate.i408.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128.i4.i1.i1.i1.i1.i128(i4 %lbus_endpkt_reg2_mty_1, i1 %lbus_endpkt_reg2_err_1, i1 %lbus_endpkt_reg2_eop_1, i1 %lbus_endpkt_reg2_sop_1, i1 %lbus_endpkt_reg2_ena_1, i128 %lbus_endpkt_reg2_dat_1, i4 %lbus_endpkt_reg1_mty_1, i1 %lbus_endpkt_reg1_err_1, i1 %lbus_endpkt_reg1_eop_1, i1 %lbus_endpkt_reg1_sop_1, i1 %lbus_endpkt_reg1_ena_1, i128 %lbus_endpkt_reg1_dat_1, i4 %lbus_endpkt_reg0_mty_1, i1 %lbus_endpkt_reg0_err_1, i1 %lbus_endpkt_reg0_eop_1, i1 %lbus_endpkt_reg0_sop_1, i1 %lbus_endpkt_reg0_ena_1, i128 %lbus_endpkt_reg0_dat_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 102 'bitconcatenate' 'lbus_fifo_pkt_end1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i408P(i408* %lbus_fifo_pkt_end, i408 %lbus_fifo_pkt_end1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:80]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_5 = load i1* @lbus_input_reg0_ena_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:83]   --->   Operation 104 'load' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.12ns)   --->   "%ret_V_5 = or i1 %lhs_V_5, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:83]   --->   Operation 105 'or' 'ret_V_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V_15 = load i1* @input_reg_eop_zero_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 106 'load' 'lhs_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%lbus_input_reg1_data_1 = load i128* @lbus_input_reg1_data, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 107 'load' 'lbus_input_reg1_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_7 = load i1* @lbus_input_reg1_ena_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 108 'load' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lbus_input_reg1_sop_1 = load i1* @lbus_input_reg1_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 109 'load' 'lbus_input_reg1_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_43 = load i1* @lbus_input_reg1_eop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 110 'load' 'rhs_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%lbus_input_reg1_err_1 = load i1* @lbus_input_reg1_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 111 'load' 'lbus_input_reg1_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%lbus_input_reg1_mty_1 = load i4* @lbus_input_reg1_mty_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 112 'load' 'lbus_input_reg1_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%lbus_input_reg2_data_1 = load i128* @lbus_input_reg2_data, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 113 'load' 'lbus_input_reg2_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_8 = load i1* @lbus_input_reg2_ena_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 114 'load' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%lbus_input_reg2_sop_1 = load i1* @lbus_input_reg2_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 115 'load' 'lbus_input_reg2_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_V_44 = load i1* @lbus_input_reg2_eop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 116 'load' 'rhs_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%lbus_input_reg2_err_1 = load i1* @lbus_input_reg2_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 117 'load' 'lbus_input_reg2_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%lbus_input_reg2_mty_1 = load i4* @lbus_input_reg2_mty_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 118 'load' 'lbus_input_reg2_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%lbus_input_reg3_data_1 = load i128* @lbus_input_reg3_data, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 119 'load' 'lbus_input_reg3_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_10 = load i1* @lbus_input_reg3_ena_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 120 'load' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%lbus_input_reg3_sop_1 = load i1* @lbus_input_reg3_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 121 'load' 'lbus_input_reg3_sop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V_17 = load i1* @lbus_input_reg3_eop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 122 'load' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%lbus_input_reg3_err_1 = load i1* @lbus_input_reg3_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 123 'load' 'lbus_input_reg3_err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lbus_input_reg3_mty_1 = load i4* @lbus_input_reg3_mty_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 124 'load' 'lbus_input_reg3_mty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_sop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 125 'read' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_sop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 126 'read' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_sop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 127 'read' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%lbus_0_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_0_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 128 'read' 'lbus_0_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_42 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_sop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 129 'read' 'rhs_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_35 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_0_eop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 130 'read' 'rhs_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%lbus_0_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_0_mty_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 131 'read' 'lbus_0_mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%lbus_1_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_1_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 132 'read' 'lbus_1_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%rhs_V_36 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_1_eop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 133 'read' 'rhs_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%lbus_1_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_1_mty_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 134 'read' 'lbus_1_mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%lbus_2_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_2_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 135 'read' 'lbus_2_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_38 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_2_eop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 136 'read' 'rhs_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%lbus_2_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_2_mty_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 137 'read' 'lbus_2_mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %0, label %46" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:83]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.64ns)   --->   "store i1 false, i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:222]   --->   Operation 139 'store' <Predicate = (!ret_V_5)> <Delay = 0.64>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "br label %47"   --->   Operation 140 'br' <Predicate = (!ret_V_5)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%start_position_reg_V_1 = load i2* @start_position_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:84]   --->   Operation 141 'load' 'start_position_reg_V_1' <Predicate = (ret_V_5)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_17 = load i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:121]   --->   Operation 142 'load' 'lhs_V_17' <Predicate = (ret_V_5)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.65ns)   --->   "switch i2 %start_position_reg_V_1, label %._crit_edge1828 [
    i2 0, label %1
    i2 1, label %6
    i2 -2, label %21
    i2 -1, label %36
  ]" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:84]   --->   Operation 143 'switch' <Predicate = (ret_V_5)> <Delay = 0.65>
ST_1 : Operation 144 [1/1] (0.12ns)   --->   "%ret_V_35 = and i1 %lhs_V_10, %rhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:189]   --->   Operation 144 'and' 'ret_V_35' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln191)   --->   "%ret_V_75 = and i1 %lhs_V_5, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:191]   --->   Operation 145 'and' 'ret_V_75' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln191)   --->   "%or_ln191_1 = or i1 %ret_V_35, %ret_V_75" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:191]   --->   Operation 146 'or' 'or_ln191_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln191 = or i1 %or_ln191_1, %lhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:191]   --->   Operation 147 'or' 'or_ln191' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.64ns)   --->   "store i1 %or_ln191, i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:192]   --->   Operation 148 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.64>
ST_1 : Operation 149 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 149 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 150 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 150 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 151 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 151 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 152 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 152 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 153 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 153 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 154 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:196]   --->   Operation 154 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.63>
ST_1 : Operation 155 [1/1] (0.61ns)   --->   "store i128 0, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 155 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 156 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 156 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 157 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 157 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 158 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 158 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 159 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 159 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 160 [1/1] (0.61ns)   --->   "store i4 0, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:197]   --->   Operation 160 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.61>
ST_1 : Operation 161 [1/1] (0.60ns)   --->   "store i128 0, i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 161 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 162 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 162 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 163 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 163 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 164 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 164 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 165 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 165 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 166 [1/1] (0.60ns)   --->   "store i4 0, i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:198]   --->   Operation 166 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 167 [1/1] (0.60ns)   --->   "br i1 %lhs_V_5, label %37, label %._crit_edge1840" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:200]   --->   Operation 167 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.60>
ST_1 : Operation 168 [1/1] (0.63ns)   --->   "store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 168 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 169 [1/1] (0.63ns)   --->   "store i1 %lhs_V_10, i1* @lbus_output_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 169 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 170 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 170 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 171 [1/1] (0.63ns)   --->   "store i1 %rhs_V_17, i1* @lbus_output_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 171 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 172 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 172 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 173 [1/1] (0.63ns)   --->   "store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:201]   --->   Operation 173 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 174 [1/1] (0.60ns)   --->   "br label %._crit_edge1840" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:202]   --->   Operation 174 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & lhs_V_5)> <Delay = 0.60>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node ret_V_30)   --->   "%lbus_output_reg0_eop_2 = phi i1 [ %rhs_V_17, %37 ], [ %lbus_output_reg0_eop_1, %36 ]"   --->   Operation 175 'phi' 'lbus_output_reg0_eop_2' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_30)   --->   "%rhs_V_30 = xor i1 %lbus_output_reg0_eop_2, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:204]   --->   Operation 176 'xor' 'rhs_V_30' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_30 = and i1 %lhs_V_20, %rhs_V_30" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:204]   --->   Operation 177 'and' 'ret_V_30' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %ret_V_30, label %38, label %39" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:204]   --->   Operation 178 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %ret_V_35, label %40, label %._crit_edge1841" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:208]   --->   Operation 179 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 180 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 181 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 181 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 182 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 182 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 183 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 183 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 184 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 184 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 185 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:209]   --->   Operation 185 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 186 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 186 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 187 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 187 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 188 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 188 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 189 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 189 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 190 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 190 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 191 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:210]   --->   Operation 191 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 192 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 192 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 193 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 193 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 194 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 194 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 195 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 195 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 196 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 196 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 197 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:211]   --->   Operation 197 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.64>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge1841" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:212]   --->   Operation 198 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30 & ret_V_35)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 199 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_30)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.64ns)   --->   "store i128 %lbus_0_data_V_read, i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 200 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 201 [1/1] (0.64ns)   --->   "store i1 true, i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 201 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 202 [1/1] (0.64ns)   --->   "store i1 %rhs_V_42, i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 202 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 203 [1/1] (0.64ns)   --->   "store i1 %rhs_V_35, i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 203 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 204 [1/1] (0.64ns)   --->   "store i1 %rhs_V, i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 204 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 205 [1/1] (0.64ns)   --->   "store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:205]   --->   Operation 205 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 206 [1/1] (0.64ns)   --->   "store i128 %lbus_1_data_V_read, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 206 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 207 [1/1] (0.64ns)   --->   "store i1 %lhs_V_1, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 207 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 208 [1/1] (0.64ns)   --->   "store i1 %rhs_V_8, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 208 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 209 [1/1] (0.64ns)   --->   "store i1 %rhs_V_36, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 209 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 210 [1/1] (0.64ns)   --->   "store i1 %rhs_V_1, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 210 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 211 [1/1] (0.64ns)   --->   "store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:206]   --->   Operation 211 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 212 [1/1] (0.64ns)   --->   "store i128 %lbus_2_data_V_read, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 212 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 213 [1/1] (0.64ns)   --->   "store i1 %lhs_V_3, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 213 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 214 [1/1] (0.64ns)   --->   "store i1 %rhs_V_9, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 214 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 215 [1/1] (0.64ns)   --->   "store i1 %rhs_V_38, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 215 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 216 [1/1] (0.64ns)   --->   "store i1 %rhs_V_3, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 216 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 217 [1/1] (0.64ns)   --->   "store i4 %lbus_2_mty_V_read, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:207]   --->   Operation 217 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.64>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "br label %41" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:208]   --->   Operation 218 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_30)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%or_ln1355_1 = or i1 %ret_V_35, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:213]   --->   Operation 219 'or' 'or_ln1355_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%xor_ln1355_1 = xor i1 %or_ln1355_1, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:213]   --->   Operation 220 'xor' 'xor_ln1355_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_36 = and i1 %lhs_V_5, %xor_ln1355_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:213]   --->   Operation 221 'and' 'ret_V_36' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %ret_V_36, label %42, label %43" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:213]   --->   Operation 222 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %lhs_V_20, label %44, label %._crit_edge1842" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:215]   --->   Operation 223 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_36)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.60ns)   --->   "store i1 false, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:216]   --->   Operation 224 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_36 & lhs_V_20)> <Delay = 0.60>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "br label %._crit_edge1842" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:217]   --->   Operation 225 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_36 & lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "br label %45"   --->   Operation 226 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & !ret_V_36)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.60ns)   --->   "store i1 true, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:214]   --->   Operation 227 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_36)> <Delay = 0.60>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "br label %45" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:215]   --->   Operation 228 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3 & ret_V_36)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "br label %._crit_edge1828" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:219]   --->   Operation 229 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 3)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node ret_V_73)   --->   "%ret_V_71 = and i1 %lhs_V_8, %rhs_V_44" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:150]   --->   Operation 230 'and' 'ret_V_71' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node ret_V_73)   --->   "%ret_V_72 = and i1 %lhs_V_10, %rhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:151]   --->   Operation 231 'and' 'ret_V_72' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_73 = or i1 %ret_V_71, %ret_V_72" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:151]   --->   Operation 232 'or' 'ret_V_73' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %ret_V_73, label %22, label %23" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:153]   --->   Operation 233 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%and_ln1355 = and i1 %rhs_V_11, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:156]   --->   Operation 234 'and' 'and_ln1355' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_29 = and i1 %and_ln1355, %lhs_V_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:156]   --->   Operation 235 'and' 'ret_V_29' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %ret_V_29, label %24, label %25" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:156]   --->   Operation 236 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node ret_V_34)   --->   "%ret_V_74 = and i1 %lhs_V_5, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:159]   --->   Operation 237 'and' 'ret_V_74' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_34 = or i1 %lhs_V_17, %ret_V_74" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:159]   --->   Operation 238 'or' 'ret_V_34' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.60ns)   --->   "br i1 %ret_V_34, label %26, label %._crit_edge1835" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:159]   --->   Operation 239 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29)> <Delay = 0.60>
ST_1 : Operation 240 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 240 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 241 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 241 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 242 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 242 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 243 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 243 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 244 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 244 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 245 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:160]   --->   Operation 245 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.63>
ST_1 : Operation 246 [1/1] (0.60ns)   --->   "br label %._crit_edge1835" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:162]   --->   Operation 246 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & !ret_V_29 & ret_V_34)> <Delay = 0.60>
ST_1 : Operation 247 [1/1] (0.63ns)   --->   "store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 247 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 248 [1/1] (0.63ns)   --->   "store i1 %lhs_V_3, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 248 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 249 [1/1] (0.63ns)   --->   "store i1 %rhs_V_9, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 249 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 250 [1/1] (0.63ns)   --->   "store i1 %rhs_V_38, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 250 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 251 [1/1] (0.63ns)   --->   "store i1 %rhs_V_3, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 251 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 252 [1/1] (0.63ns)   --->   "store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:157]   --->   Operation 252 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.63>
ST_1 : Operation 253 [1/1] (0.60ns)   --->   "br label %._crit_edge1835" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:159]   --->   Operation 253 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_73 & ret_V_29)> <Delay = 0.60>
ST_1 : Operation 254 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 254 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 255 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 255 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 256 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 256 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 257 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 257 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 258 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 258 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 259 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:154]   --->   Operation 259 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.63>
ST_1 : Operation 260 [1/1] (0.60ns)   --->   "br label %._crit_edge1835" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:156]   --->   Operation 260 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_73)> <Delay = 0.60>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%storemerge1807 = phi i1 [ true, %22 ], [ true, %24 ], [ true, %26 ], [ false, %25 ]"   --->   Operation 261 'phi' 'storemerge1807' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.64ns)   --->   "store i1 %storemerge1807, i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:155]   --->   Operation 262 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.64>
ST_1 : Operation 263 [1/1] (0.61ns)   --->   "store i128 0, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 263 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 264 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 264 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 265 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 265 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 266 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 266 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 267 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 267 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 268 [1/1] (0.61ns)   --->   "store i4 0, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:165]   --->   Operation 268 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.61>
ST_1 : Operation 269 [1/1] (0.60ns)   --->   "store i128 0, i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 269 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 270 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 270 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 271 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 271 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 272 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 272 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 273 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 273 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 274 [1/1] (0.60ns)   --->   "store i4 0, i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:166]   --->   Operation 274 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.60>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %lhs_V_5, label %27, label %._crit_edge1836" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:168]   --->   Operation 275 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.63ns)   --->   "store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 276 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 277 [1/1] (0.63ns)   --->   "store i1 %lhs_V_8, i1* @lbus_output_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 277 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 278 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 278 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 279 [1/1] (0.63ns)   --->   "store i1 %rhs_V_44, i1* @lbus_output_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 279 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 280 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 280 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 281 [1/1] (0.63ns)   --->   "store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:169]   --->   Operation 281 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 282 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 282 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 283 [1/1] (0.64ns)   --->   "store i1 %lhs_V_10, i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 283 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 284 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 284 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 285 [1/1] (0.64ns)   --->   "store i1 %rhs_V_17, i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 285 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 286 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 286 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 287 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:170]   --->   Operation 287 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "br label %._crit_edge1836" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:171]   --->   Operation 288 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %lhs_V_20, label %28, label %29" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:173]   --->   Operation 289 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln176)   --->   "%or_ln1356 = or i1 %rhs_V_44, %rhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:176]   --->   Operation 290 'or' 'or_ln1356' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln176 = and i1 %lhs_V_5, %or_ln1356" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:176]   --->   Operation 291 'and' 'and_ln176' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %and_ln176, label %30, label %._crit_edge1837" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:176]   --->   Operation 292 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 293 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 294 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 294 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 295 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 295 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 296 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 296 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 297 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 297 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 298 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:177]   --->   Operation 298 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 299 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 299 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 300 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 300 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 301 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 301 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 302 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 302 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 303 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 303 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 304 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:178]   --->   Operation 304 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.64>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "br label %._crit_edge1837" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:179]   --->   Operation 305 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20 & and_ln176)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "br label %31"   --->   Operation 306 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.64ns)   --->   "store i128 %lbus_0_data_V_read, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 307 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 308 [1/1] (0.64ns)   --->   "store i1 true, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 308 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 309 [1/1] (0.64ns)   --->   "store i1 %rhs_V_42, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 309 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 310 [1/1] (0.64ns)   --->   "store i1 %rhs_V_35, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 310 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 311 [1/1] (0.64ns)   --->   "store i1 %rhs_V, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 311 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 312 [1/1] (0.64ns)   --->   "store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:174]   --->   Operation 312 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 313 [1/1] (0.64ns)   --->   "store i128 %lbus_1_data_V_read, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 313 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 314 [1/1] (0.64ns)   --->   "store i1 %lhs_V_1, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 314 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 315 [1/1] (0.64ns)   --->   "store i1 %rhs_V_8, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 315 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 316 [1/1] (0.64ns)   --->   "store i1 %rhs_V_36, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 316 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 317 [1/1] (0.64ns)   --->   "store i1 %rhs_V_1, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 317 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 318 [1/1] (0.64ns)   --->   "store i4 %lbus_1_mty_V_read, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:175]   --->   Operation 318 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "br label %31" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:176]   --->   Operation 319 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node ret_V_40)   --->   "%or_ln1355_3 = or i1 %ret_V_73, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:181]   --->   Operation 320 'or' 'or_ln1355_3' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node ret_V_40)   --->   "%xor_ln1355_3 = xor i1 %or_ln1355_3, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:181]   --->   Operation 321 'xor' 'xor_ln1355_3' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_40 = and i1 %lhs_V_5, %xor_ln1355_3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:181]   --->   Operation 322 'and' 'ret_V_40' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %ret_V_40, label %32, label %33" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:181]   --->   Operation 323 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %lhs_V_20, label %34, label %._crit_edge1839" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:183]   --->   Operation 324 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_40)> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.60ns)   --->   "store i1 false, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:184]   --->   Operation 325 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20 & !ret_V_40)> <Delay = 0.60>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "br label %._crit_edge1839" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:185]   --->   Operation 326 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & lhs_V_20 & !ret_V_40)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 327 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & !ret_V_40)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.60ns)   --->   "store i1 true, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:182]   --->   Operation 328 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_40)> <Delay = 0.60>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "br label %35" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:183]   --->   Operation 329 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2 & ret_V_40)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "br label %._crit_edge1828" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:187]   --->   Operation 330 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%ret_V_62 = and i1 %lhs_V_7, %rhs_V_43" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:109]   --->   Operation 331 'and' 'ret_V_62' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%ret_V_63 = and i1 %lhs_V_8, %rhs_V_44" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:110]   --->   Operation 332 'and' 'ret_V_63' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%ret_V_64 = and i1 %lhs_V_10, %rhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:111]   --->   Operation 333 'and' 'ret_V_64' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node ret_V_65)   --->   "%or_ln1356_7 = or i1 %ret_V_63, %ret_V_64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:111]   --->   Operation 334 'or' 'or_ln1356_7' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_65 = or i1 %or_ln1356_7, %ret_V_62" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:111]   --->   Operation 335 'or' 'ret_V_65' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %ret_V_65, label %7, label %8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:113]   --->   Operation 336 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%ret_V_66 = and i1 %lhs_V_3, %rhs_V_9" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 337 'and' 'ret_V_66' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%ret_V_67 = and i1 %lhs_V_4, %rhs_V_11" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 338 'and' 'ret_V_67' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node ret_V_28)   --->   "%ret_V_68 = or i1 %ret_V_66, %ret_V_67" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 339 'or' 'ret_V_68' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_28 = and i1 %lhs_V_20, %ret_V_68" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 340 'and' 'ret_V_28' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %ret_V_28, label %9, label %10" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 341 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%ret_V_69 = and i1 %lhs_V_5, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:121]   --->   Operation 342 'and' 'ret_V_69' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_32 = or i1 %lhs_V_17, %ret_V_69" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:121]   --->   Operation 343 'or' 'ret_V_32' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.60ns)   --->   "br i1 %ret_V_32, label %11, label %._crit_edge1831" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:121]   --->   Operation 344 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28)> <Delay = 0.60>
ST_1 : Operation 345 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 345 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 346 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 346 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 347 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 347 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 348 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 348 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 349 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 349 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 350 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:122]   --->   Operation 350 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.63>
ST_1 : Operation 351 [1/1] (0.61ns)   --->   "store i128 0, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 351 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 352 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 352 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 353 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 353 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 354 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 354 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 355 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 355 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 356 [1/1] (0.61ns)   --->   "store i4 0, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:123]   --->   Operation 356 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.61>
ST_1 : Operation 357 [1/1] (0.60ns)   --->   "br label %._crit_edge1831" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:125]   --->   Operation 357 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & !ret_V_28 & ret_V_32)> <Delay = 0.60>
ST_1 : Operation 358 [1/1] (0.63ns)   --->   "store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 358 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 359 [1/1] (0.63ns)   --->   "store i1 %lhs_V_1, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 359 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 360 [1/1] (0.63ns)   --->   "store i1 %rhs_V_8, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 360 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 361 [1/1] (0.63ns)   --->   "store i1 %rhs_V_36, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 361 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 362 [1/1] (0.63ns)   --->   "store i1 %rhs_V_1, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 362 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 363 [1/1] (0.63ns)   --->   "store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:118]   --->   Operation 363 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.63>
ST_1 : Operation 364 [1/1] (0.61ns)   --->   "store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 364 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 365 [1/1] (0.61ns)   --->   "store i1 %lhs_V_3, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 365 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 366 [1/1] (0.61ns)   --->   "store i1 %rhs_V_9, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 366 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 367 [1/1] (0.61ns)   --->   "store i1 %rhs_V_38, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 367 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 368 [1/1] (0.61ns)   --->   "store i1 %rhs_V_3, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 368 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 369 [1/1] (0.61ns)   --->   "store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:119]   --->   Operation 369 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.61>
ST_1 : Operation 370 [1/1] (0.60ns)   --->   "br label %._crit_edge1831" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:121]   --->   Operation 370 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_65 & ret_V_28)> <Delay = 0.60>
ST_1 : Operation 371 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 371 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 372 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 372 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 373 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 373 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 374 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 374 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 375 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 375 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 376 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:114]   --->   Operation 376 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.63>
ST_1 : Operation 377 [1/1] (0.61ns)   --->   "store i128 0, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 377 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 378 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 378 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 379 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 379 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 380 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 380 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 381 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 381 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 382 [1/1] (0.61ns)   --->   "store i4 0, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:115]   --->   Operation 382 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.61>
ST_1 : Operation 383 [1/1] (0.60ns)   --->   "br label %._crit_edge1831" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:117]   --->   Operation 383 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_65)> <Delay = 0.60>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%storemerge1810 = phi i1 [ true, %7 ], [ true, %9 ], [ true, %11 ], [ false, %10 ]"   --->   Operation 384 'phi' 'storemerge1810' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.64ns)   --->   "store i1 %storemerge1810, i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:116]   --->   Operation 385 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.64>
ST_1 : Operation 386 [1/1] (0.60ns)   --->   "store i128 0, i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 386 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 387 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 387 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 388 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 388 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 389 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 389 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 390 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 390 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 391 [1/1] (0.60ns)   --->   "store i4 0, i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:128]   --->   Operation 391 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.60>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %lhs_V_5, label %12, label %._crit_edge1832" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:130]   --->   Operation 392 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.63ns)   --->   "store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 393 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 394 [1/1] (0.63ns)   --->   "store i1 %lhs_V_7, i1* @lbus_output_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 394 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 395 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 395 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 396 [1/1] (0.63ns)   --->   "store i1 %rhs_V_43, i1* @lbus_output_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 396 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 397 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 397 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 398 [1/1] (0.63ns)   --->   "store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:131]   --->   Operation 398 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 399 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 399 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 400 [1/1] (0.64ns)   --->   "store i1 %lhs_V_8, i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 400 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 401 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 401 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 402 [1/1] (0.64ns)   --->   "store i1 %rhs_V_44, i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 402 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 403 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 403 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 404 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:132]   --->   Operation 404 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 405 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 405 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 406 [1/1] (0.64ns)   --->   "store i1 %lhs_V_10, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 406 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 407 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 407 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 408 [1/1] (0.64ns)   --->   "store i1 %rhs_V_17, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 408 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 409 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 409 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 410 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:133]   --->   Operation 410 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "br label %._crit_edge1832" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:134]   --->   Operation 411 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %lhs_V_20, label %13, label %14" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:136]   --->   Operation 412 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%or_ln1356_15 = or i1 %rhs_V_44, %rhs_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:138]   --->   Operation 413 'or' 'or_ln1356_15' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node ret_V_38)   --->   "%ret_V_70 = or i1 %or_ln1356_15, %rhs_V_43" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:138]   --->   Operation 414 'or' 'ret_V_70' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_38 = and i1 %lhs_V_5, %ret_V_70" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:138]   --->   Operation 415 'and' 'ret_V_38' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %ret_V_38, label %15, label %._crit_edge1833" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:138]   --->   Operation 416 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.64ns)   --->   "store i128 0, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 417 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 418 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 418 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 419 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 419 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 420 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 420 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 421 [1/1] (0.64ns)   --->   "store i1 false, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 421 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 422 [1/1] (0.64ns)   --->   "store i4 0, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:139]   --->   Operation 422 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.64>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "br label %._crit_edge1833" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:140]   --->   Operation 423 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20 & ret_V_38)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 424 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.64ns)   --->   "store i128 %lbus_0_data_V_read, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 425 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 426 [1/1] (0.64ns)   --->   "store i1 true, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 426 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 427 [1/1] (0.64ns)   --->   "store i1 %rhs_V_42, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 427 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 428 [1/1] (0.64ns)   --->   "store i1 %rhs_V_35, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 428 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 429 [1/1] (0.64ns)   --->   "store i1 %rhs_V, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 429 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 430 [1/1] (0.64ns)   --->   "store i4 %lbus_0_mty_V_read, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:137]   --->   Operation 430 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.64>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "br label %16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:138]   --->   Operation 431 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20)> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%or_ln1355_2 = or i1 %ret_V_65, %lhs_V_20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:142]   --->   Operation 432 'or' 'or_ln1355_2' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%xor_ln1355_2 = xor i1 %or_ln1355_2, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:142]   --->   Operation 433 'xor' 'xor_ln1355_2' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_39 = and i1 %lhs_V_5, %xor_ln1355_2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:142]   --->   Operation 434 'and' 'ret_V_39' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %ret_V_39, label %17, label %18" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:142]   --->   Operation 435 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %lhs_V_20, label %19, label %._crit_edge1834" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:144]   --->   Operation 436 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_39)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.60ns)   --->   "store i1 false, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:145]   --->   Operation 437 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20 & !ret_V_39)> <Delay = 0.60>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "br label %._crit_edge1834" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:146]   --->   Operation 438 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & lhs_V_20 & !ret_V_39)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 439 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & !ret_V_39)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.60ns)   --->   "store i1 true, i1* @outputreg_partial_lo, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:143]   --->   Operation 440 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_39)> <Delay = 0.60>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "br label %20" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:144]   --->   Operation 441 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1 & ret_V_39)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "br label %._crit_edge1828" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:148]   --->   Operation 442 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%ret_V_54 = and i1 %lhs_V_1, %rhs_V_8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 443 'and' 'ret_V_54' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%ret_V_55 = and i1 %lhs_V_3, %rhs_V_9" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 444 'and' 'ret_V_55' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%ret_V_56 = and i1 %lhs_V_4, %rhs_V_11" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 445 'and' 'ret_V_56' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node ret_V_57)   --->   "%or_ln1356_5 = or i1 %ret_V_55, %ret_V_56" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 446 'or' 'or_ln1356_5' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_57 = or i1 %or_ln1356_5, %ret_V_54" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 447 'or' 'ret_V_57' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_10 = and i1 %lhs_V_20, %ret_V_57" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 448 'and' 'ret_V_10' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %ret_V_10, label %2, label %3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:86]   --->   Operation 449 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%rhs_V_23 = xor i1 %lhs_V_15, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 450 'xor' 'rhs_V_23' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_58 = and i1 %lhs_V_5, %rhs_V_23" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 451 'and' 'ret_V_58' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%outputreg_eop_V_load = load i1* @outputreg_eop_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 452 'load' 'outputreg_eop_V_load' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%or_ln1355 = or i1 %lhs_V_5, %outputreg_eop_V_load" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 453 'or' 'or_ln1355' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%xor_ln1355 = xor i1 %or_ln1355, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 454 'xor' 'xor_ln1355' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_59 = and i1 %rhs_V_24, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 455 'and' 'ret_V_59' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node ret_V_61)   --->   "%ret_V_60 = or i1 %ret_V_58, %ret_V_59" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 456 'or' 'ret_V_60' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_61 = and i1 %lhs_V_20, %ret_V_60" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 457 'and' 'ret_V_61' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_24 = or i1 %lhs_V_15, %ret_V_61" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 458 'or' 'ret_V_24' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.60ns)   --->   "br i1 %ret_V_24, label %4, label %._crit_edge1829" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 459 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10)> <Delay = 0.60>
ST_1 : Operation 460 [1/1] (0.63ns)   --->   "store i128 0, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 460 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 461 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 461 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 462 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 462 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 463 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 463 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 464 [1/1] (0.63ns)   --->   "store i1 false, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 464 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 465 [1/1] (0.63ns)   --->   "store i4 0, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:92]   --->   Operation 465 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.63>
ST_1 : Operation 466 [1/1] (0.61ns)   --->   "store i128 0, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 466 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 467 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 467 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 468 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 468 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 469 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 469 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 470 [1/1] (0.61ns)   --->   "store i1 false, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 470 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 471 [1/1] (0.61ns)   --->   "store i4 0, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:93]   --->   Operation 471 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.61>
ST_1 : Operation 472 [1/1] (0.60ns)   --->   "store i128 0, i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 472 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 473 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 473 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 474 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 474 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 475 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 475 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 476 [1/1] (0.60ns)   --->   "store i1 false, i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 476 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 477 [1/1] (0.60ns)   --->   "store i4 0, i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:94]   --->   Operation 477 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 478 [1/1] (0.60ns)   --->   "br label %._crit_edge1829" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:96]   --->   Operation 478 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & !ret_V_10 & ret_V_24)> <Delay = 0.60>
ST_1 : Operation 479 [1/1] (0.63ns)   --->   "store i128 %lbus_0_data_V_read, i128* @lbus_endpkt_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 479 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 480 [1/1] (0.63ns)   --->   "store i1 true, i1* @lbus_endpkt_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 480 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 481 [1/1] (0.63ns)   --->   "store i1 %rhs_V_42, i1* @lbus_endpkt_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 481 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 482 [1/1] (0.63ns)   --->   "store i1 %rhs_V_35, i1* @lbus_endpkt_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 482 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 483 [1/1] (0.63ns)   --->   "store i1 %rhs_V, i1* @lbus_endpkt_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 483 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 484 [1/1] (0.63ns)   --->   "store i4 %lbus_0_mty_V_read, i4* @lbus_endpkt_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:87]   --->   Operation 484 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.63>
ST_1 : Operation 485 [1/1] (0.61ns)   --->   "store i128 %lbus_1_data_V_read, i128* @lbus_endpkt_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 485 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 486 [1/1] (0.61ns)   --->   "store i1 %lhs_V_1, i1* @lbus_endpkt_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 486 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 487 [1/1] (0.61ns)   --->   "store i1 %rhs_V_8, i1* @lbus_endpkt_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 487 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 488 [1/1] (0.61ns)   --->   "store i1 %rhs_V_36, i1* @lbus_endpkt_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 488 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 489 [1/1] (0.61ns)   --->   "store i1 %rhs_V_1, i1* @lbus_endpkt_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 489 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 490 [1/1] (0.61ns)   --->   "store i4 %lbus_1_mty_V_read, i4* @lbus_endpkt_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:88]   --->   Operation 490 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.61>
ST_1 : Operation 491 [1/1] (0.60ns)   --->   "store i128 %lbus_2_data_V_read, i128* @lbus_endpkt_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 491 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 492 [1/1] (0.60ns)   --->   "store i1 %lhs_V_3, i1* @lbus_endpkt_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 492 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 493 [1/1] (0.60ns)   --->   "store i1 %rhs_V_9, i1* @lbus_endpkt_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 493 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 494 [1/1] (0.60ns)   --->   "store i1 %rhs_V_38, i1* @lbus_endpkt_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 494 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 495 [1/1] (0.60ns)   --->   "store i1 %rhs_V_3, i1* @lbus_endpkt_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 495 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 496 [1/1] (0.60ns)   --->   "store i4 %lbus_2_mty_V_read, i4* @lbus_endpkt_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:89]   --->   Operation 496 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 497 [1/1] (0.60ns)   --->   "br label %._crit_edge1829" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91]   --->   Operation 497 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & ret_V_10)> <Delay = 0.60>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%storemerge1812 = phi i1 [ true, %2 ], [ true, %4 ], [ false, %3 ]"   --->   Operation 498 'phi' 'storemerge1812' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.64ns)   --->   "store i1 %storemerge1812, i1* @fifo_write_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:90]   --->   Operation 499 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.64>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %lhs_V_5, label %5, label %._crit_edge1830" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:100]   --->   Operation 500 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%lbus_input_reg0_data_1 = load i128* @lbus_input_reg0_data, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 501 'load' 'lbus_input_reg0_data_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.63ns)   --->   "store i128 %lbus_input_reg0_data_1, i128* @lbus_output_reg0_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 502 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 503 [1/1] (0.63ns)   --->   "store i1 true, i1* @lbus_output_reg0_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 503 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%lbus_input_reg0_sop_1 = load i1* @lbus_input_reg0_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 504 'load' 'lbus_input_reg0_sop_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg0_sop_1, i1* @lbus_output_reg0_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 505 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%lbus_input_reg0_eop_1 = load i1* @lbus_input_reg0_eop_s, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 506 'load' 'lbus_input_reg0_eop_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg0_eop_1, i1* @lbus_output_reg0_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 507 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%lbus_input_reg0_err_1 = load i1* @lbus_input_reg0_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 508 'load' 'lbus_input_reg0_err_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.63ns)   --->   "store i1 %lbus_input_reg0_err_1, i1* @lbus_output_reg0_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 509 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%lbus_input_reg0_mty_1 = load i4* @lbus_input_reg0_mty_s, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 510 'load' 'lbus_input_reg0_mty_1' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.63ns)   --->   "store i4 %lbus_input_reg0_mty_1, i4* @lbus_output_reg0_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:101]   --->   Operation 511 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.63>
ST_1 : Operation 512 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg1_data_1, i128* @lbus_output_reg1_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 512 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 513 [1/1] (0.64ns)   --->   "store i1 %lhs_V_7, i1* @lbus_output_reg1_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 513 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 514 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg1_sop_1, i1* @lbus_output_reg1_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 514 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 515 [1/1] (0.64ns)   --->   "store i1 %rhs_V_43, i1* @lbus_output_reg1_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 515 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 516 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg1_err_1, i1* @lbus_output_reg1_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 516 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 517 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg1_mty_1, i4* @lbus_output_reg1_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:102]   --->   Operation 517 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 518 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg2_data_1, i128* @lbus_output_reg2_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 518 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 519 [1/1] (0.64ns)   --->   "store i1 %lhs_V_8, i1* @lbus_output_reg2_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 519 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 520 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg2_sop_1, i1* @lbus_output_reg2_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 520 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 521 [1/1] (0.64ns)   --->   "store i1 %rhs_V_44, i1* @lbus_output_reg2_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 521 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 522 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg2_err_1, i1* @lbus_output_reg2_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 522 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 523 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg2_mty_1, i4* @lbus_output_reg2_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:103]   --->   Operation 523 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 524 [1/1] (0.64ns)   --->   "store i128 %lbus_input_reg3_data_1, i128* @lbus_output_reg3_dat, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 524 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 525 [1/1] (0.64ns)   --->   "store i1 %lhs_V_10, i1* @lbus_output_reg3_ena, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 525 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 526 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_sop_1, i1* @lbus_output_reg3_sop, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 526 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 527 [1/1] (0.64ns)   --->   "store i1 %rhs_V_17, i1* @lbus_output_reg3_eop, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 527 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 528 [1/1] (0.64ns)   --->   "store i1 %lbus_input_reg3_err_1, i1* @lbus_output_reg3_err, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 528 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 529 [1/1] (0.64ns)   --->   "store i4 %lbus_input_reg3_mty_1, i4* @lbus_output_reg3_mty, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:104]   --->   Operation 529 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.64>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "store i1 %lhs_V_15, i1* @outputreg_eop_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:105]   --->   Operation 530 'store' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "br label %._crit_edge1830" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:106]   --->   Operation 531 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0 & lhs_V_5)> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "br label %._crit_edge1828" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:107]   --->   Operation 532 'br' <Predicate = (ret_V_5 & start_position_reg_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "br label %47" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:221]   --->   Operation 533 'br' <Predicate = (ret_V_5)> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "store i128 %lbus_0_data_V_read, i128* @lbus_input_reg0_data, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 534 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "store i1 %lhs_V_20, i1* @lbus_input_reg0_ena_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 535 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "store i1 %rhs_V_42, i1* @lbus_input_reg0_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 536 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "store i1 %rhs_V_35, i1* @lbus_input_reg0_eop_s, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 537 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "store i1 %rhs_V, i1* @lbus_input_reg0_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 538 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "store i4 %lbus_0_mty_V_read, i4* @lbus_input_reg0_mty_s, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:225]   --->   Operation 539 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "store i128 %lbus_1_data_V_read, i128* @lbus_input_reg1_data, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 540 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "store i1 %lhs_V_1, i1* @lbus_input_reg1_ena_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 541 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "store i1 %rhs_V_8, i1* @lbus_input_reg1_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 542 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "store i1 %rhs_V_36, i1* @lbus_input_reg1_eop_s, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 543 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "store i1 %rhs_V_1, i1* @lbus_input_reg1_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 544 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "store i4 %lbus_1_mty_V_read, i4* @lbus_input_reg1_mty_s, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:226]   --->   Operation 545 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "store i128 %lbus_2_data_V_read, i128* @lbus_input_reg2_data, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 546 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "store i1 %lhs_V_3, i1* @lbus_input_reg2_ena_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 547 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "store i1 %rhs_V_9, i1* @lbus_input_reg2_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 548 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "store i1 %rhs_V_38, i1* @lbus_input_reg2_eop_s, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 549 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "store i1 %rhs_V_3, i1* @lbus_input_reg2_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 550 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "store i4 %lbus_2_mty_V_read, i4* @lbus_input_reg2_mty_s, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:227]   --->   Operation 551 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%lbus_3_data_V_read = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %lbus_3_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 552 'read' 'lbus_3_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "store i128 %lbus_3_data_V_read, i128* @lbus_input_reg3_data, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 553 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "store i1 %lhs_V_4, i1* @lbus_input_reg3_ena_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 554 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "store i1 %rhs_V_11, i1* @lbus_input_reg3_sop_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 555 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%rhs_V_40 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %lbus_3_eop_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 556 'read' 'rhs_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "store i1 %rhs_V_40, i1* @lbus_input_reg3_eop_s, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 557 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "store i1 %rhs_V_5, i1* @lbus_input_reg3_err_s, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 558 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%lbus_3_mty_V_read = call i4 @_ssdm_op_Read.ap_none.i4P(i4* %lbus_3_mty_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 559 'read' 'lbus_3_mty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "store i4 %lbus_3_mty_V_read, i4* @lbus_input_reg3_mty_s, align 4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus2axis.h:40->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:228]   --->   Operation 560 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln1356_17)   --->   "%ret_V_76 = and i1 %lhs_V_20, %rhs_V_35" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:231]   --->   Operation 561 'and' 'ret_V_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln1356_17)   --->   "%ret_V_77 = and i1 %lhs_V_1, %rhs_V_36" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:232]   --->   Operation 562 'and' 'ret_V_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node ret_V_45)   --->   "%ret_V_78 = and i1 %lhs_V_3, %rhs_V_38" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:233]   --->   Operation 563 'and' 'ret_V_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node ret_V_45)   --->   "%ret_V_79 = and i1 %lhs_V_4, %rhs_V_40" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:234]   --->   Operation 564 'and' 'ret_V_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1356_17 = or i1 %ret_V_76, %ret_V_77" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:234]   --->   Operation 565 'or' 'or_ln1356_17' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node ret_V_45)   --->   "%or_ln1356_18 = or i1 %ret_V_78, %ret_V_79" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:234]   --->   Operation 566 'or' 'or_ln1356_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_45 = or i1 %or_ln1356_18, %or_ln1356_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:234]   --->   Operation 567 'or' 'ret_V_45' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "store i1 %ret_V_45, i1* @input_reg_eop_zero_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:234]   --->   Operation 568 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.12ns)   --->   "%ret_V_46 = and i1 %lhs_V_20, %rhs_V_42" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:237]   --->   Operation 569 'and' 'ret_V_46' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %ret_V_46, label %48, label %49" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:237]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.12ns)   --->   "%ret_V_47 = and i1 %lhs_V_1, %rhs_V_8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:239]   --->   Operation 571 'and' 'ret_V_47' <Predicate = (!ret_V_46)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %ret_V_47, label %50, label %51" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:239]   --->   Operation 572 'br' <Predicate = (!ret_V_46)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.12ns)   --->   "%ret_V_48 = and i1 %lhs_V_3, %rhs_V_9" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:241]   --->   Operation 573 'and' 'ret_V_48' <Predicate = (!ret_V_46 & !ret_V_47)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %ret_V_48, label %52, label %53" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:241]   --->   Operation 574 'br' <Predicate = (!ret_V_46 & !ret_V_47)> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.12ns)   --->   "%ret_V_49 = and i1 %lhs_V_4, %rhs_V_11" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:243]   --->   Operation 575 'and' 'ret_V_49' <Predicate = (!ret_V_46 & !ret_V_47 & !ret_V_48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "br i1 %ret_V_49, label %54, label %._crit_edge1843" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:243]   --->   Operation 576 'br' <Predicate = (!ret_V_46 & !ret_V_47 & !ret_V_48)> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.63ns)   --->   "store i2 -1, i2* @start_position_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:244]   --->   Operation 577 'store' <Predicate = (!ret_V_46 & !ret_V_47 & !ret_V_48 & ret_V_49)> <Delay = 0.63>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "br label %._crit_edge1843" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:245]   --->   Operation 578 'br' <Predicate = (!ret_V_46 & !ret_V_47 & !ret_V_48 & ret_V_49)> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "br label %55"   --->   Operation 579 'br' <Predicate = (!ret_V_46 & !ret_V_47 & !ret_V_48)> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.63ns)   --->   "store i2 -2, i2* @start_position_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:242]   --->   Operation 580 'store' <Predicate = (!ret_V_46 & !ret_V_47 & ret_V_48)> <Delay = 0.63>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "br label %55" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:243]   --->   Operation 581 'br' <Predicate = (!ret_V_46 & !ret_V_47 & ret_V_48)> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "br label %56"   --->   Operation 582 'br' <Predicate = (!ret_V_46 & !ret_V_47)> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.63ns)   --->   "store i2 1, i2* @start_position_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:240]   --->   Operation 583 'store' <Predicate = (!ret_V_46 & ret_V_47)> <Delay = 0.63>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "br label %56" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:241]   --->   Operation 584 'br' <Predicate = (!ret_V_46 & ret_V_47)> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "br label %57"   --->   Operation 585 'br' <Predicate = (!ret_V_46)> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.63ns)   --->   "store i2 0, i2* @start_position_reg_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:238]   --->   Operation 586 'store' <Predicate = (ret_V_46)> <Delay = 0.63>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "br label %57" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:239]   --->   Operation 587 'br' <Predicate = (ret_V_46)> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:247]   --->   Operation 588 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	wire read on port 'lbus_0_ena_V' (/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:71) [138]  (0 ns)
	'and' operation ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91) [611]  (0.122 ns)
	'or' operation ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:91) [612]  (0.122 ns)
	multiplexor before 'phi' operation ('storemerge1812') [655]  (0.603 ns)
	'phi' operation ('storemerge1812') [655]  (0 ns)
	'store' operation ('store_ln90', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/lbus2axis/lbus_fifo_write.cpp:90) of variable 'storemerge1812' on static variable 'fifo_write_V' [656]  (0.646 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
