# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/new/AXI_to_APB.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/imports/new/AXI_2_APB_TestBench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
