
DATKLL_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000906c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08009180  08009180  00019180  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095e4  080095e4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080095e4  080095e4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080095e4  080095e4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095e4  080095e4  000195e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095e8  080095e8  000195e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080095ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  200001dc  080097c8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  080097c8  00020488  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016efd  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dfc  00000000  00000000  00037102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  00039f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f88  00000000  00000000  0003afb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a228  00000000  00000000  0003bf38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014aa4  00000000  00000000  00056160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ea5e  00000000  00000000  0006ac04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f9662  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000578c  00000000  00000000  000f96b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009164 	.word	0x08009164

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009164 	.word	0x08009164

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <DHT20_ReadData>:

	HAL_Delay(10); //đợi 10ms để gửi lệnh 0xAC (đo kích hoạt)
	return status;
}

HAL_StatusTypeDef DHT20_ReadData(DHT20_Data *data) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af02      	add	r7, sp, #8
 8001036:	6078      	str	r0, [r7, #4]

    HAL_StatusTypeDef status;

    uint8_t command[3] = {0xAC, 0x33, 0x00};
 8001038:	4a3a      	ldr	r2, [pc, #232]	; (8001124 <DHT20_ReadData+0xf4>)
 800103a:	f107 0310 	add.w	r3, r7, #16
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	4611      	mov	r1, r2
 8001042:	8019      	strh	r1, [r3, #0]
 8001044:	3302      	adds	r3, #2
 8001046:	0c12      	lsrs	r2, r2, #16
 8001048:	701a      	strb	r2, [r3, #0]
    status = HAL_I2C_Master_Transmit(&hi2c1, DHT20_ADDRESS, command, 3, 2000);
 800104a:	f107 0210 	add.w	r2, r7, #16
 800104e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2303      	movs	r3, #3
 8001056:	2170      	movs	r1, #112	; 0x70
 8001058:	4833      	ldr	r0, [pc, #204]	; (8001128 <DHT20_ReadData+0xf8>)
 800105a:	f001 fec7 	bl	8002dec <HAL_I2C_Master_Transmit>
 800105e:	4603      	mov	r3, r0
 8001060:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 8001062:	7ffb      	ldrb	r3, [r7, #31]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <DHT20_ReadData+0x3c>
 8001068:	7ffb      	ldrb	r3, [r7, #31]
 800106a:	e056      	b.n	800111a <DHT20_ReadData+0xea>

    HAL_Delay(80);
 800106c:	2050      	movs	r0, #80	; 0x50
 800106e:	f001 f821 	bl	80020b4 <HAL_Delay>
    //chờ 80ms để cảm biến đo thành công

    uint8_t buffer_data[7];
    // Gửi lệnh yêu cầu đọc dữ liệu từ MASTER tới DHT20
    status = HAL_I2C_Master_Receive(&hi2c1, DHT20_ADDRESS, buffer_data, 7, 2000);
 8001072:	f107 0208 	add.w	r2, r7, #8
 8001076:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2307      	movs	r3, #7
 800107e:	2170      	movs	r1, #112	; 0x70
 8001080:	4829      	ldr	r0, [pc, #164]	; (8001128 <DHT20_ReadData+0xf8>)
 8001082:	f001 ffb1 	bl	8002fe8 <HAL_I2C_Master_Receive>
 8001086:	4603      	mov	r3, r0
 8001088:	77fb      	strb	r3, [r7, #31]
    if (status != HAL_OK) return status;
 800108a:	7ffb      	ldrb	r3, [r7, #31]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <DHT20_ReadData+0x64>
 8001090:	7ffb      	ldrb	r3, [r7, #31]
 8001092:	e042      	b.n	800111a <DHT20_ReadData+0xea>

    // Bit[7] = 0 -> phép đo hoàn thành
    if ((buffer_data[0] & 0x80) != 0) return HAL_ERROR;
 8001094:	7a3b      	ldrb	r3, [r7, #8]
 8001096:	b25b      	sxtb	r3, r3
 8001098:	2b00      	cmp	r3, #0
 800109a:	da01      	bge.n	80010a0 <DHT20_ReadData+0x70>
 800109c:	2301      	movs	r3, #1
 800109e:	e03c      	b.n	800111a <DHT20_ReadData+0xea>

    // Độ ẩm : byte1 + byte2 + 4bit cao của byte3 (20-bit)
    // Nhiệt độ : 4bit thấp của byte3 + byte4 + byte5 (20-bit)
    uint32_t humidity_bit = ((buffer_data[1] << 16) | (buffer_data[2] << 8) | buffer_data[3]) >> 4;
 80010a0:	7a7b      	ldrb	r3, [r7, #9]
 80010a2:	041a      	lsls	r2, r3, #16
 80010a4:	7abb      	ldrb	r3, [r7, #10]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	4313      	orrs	r3, r2
 80010aa:	7afa      	ldrb	r2, [r7, #11]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	111b      	asrs	r3, r3, #4
 80010b0:	61bb      	str	r3, [r7, #24]
    uint32_t temperature_bit = ((buffer_data[3] & 0x0F) << 16) | (buffer_data[4] << 8) | buffer_data[5];
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	041b      	lsls	r3, r3, #16
 80010b6:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80010ba:	7b3b      	ldrb	r3, [r7, #12]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	4313      	orrs	r3, r2
 80010c0:	7b7a      	ldrb	r2, [r7, #13]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	617b      	str	r3, [r7, #20]

    data->Humidity = ((float)humidity_bit / 1048576) * 100; //0 -> 1048576 (giá trị tối đa của 20 bit)
 80010c6:	69b8      	ldr	r0, [r7, #24]
 80010c8:	f7ff fd94 	bl	8000bf4 <__aeabi_ui2f>
 80010cc:	4603      	mov	r3, r0
 80010ce:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fe9a 	bl	8000e0c <__aeabi_fdiv>
 80010d8:	4603      	mov	r3, r0
 80010da:	4914      	ldr	r1, [pc, #80]	; (800112c <DHT20_ReadData+0xfc>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fde1 	bl	8000ca4 <__aeabi_fmul>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	605a      	str	r2, [r3, #4]
    data->Temperature = ((float)temperature_bit / 1048576) * 200 - 50;
 80010ea:	6978      	ldr	r0, [r7, #20]
 80010ec:	f7ff fd82 	bl	8000bf4 <__aeabi_ui2f>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fe88 	bl	8000e0c <__aeabi_fdiv>
 80010fc:	4603      	mov	r3, r0
 80010fe:	490c      	ldr	r1, [pc, #48]	; (8001130 <DHT20_ReadData+0x100>)
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fdcf 	bl	8000ca4 <__aeabi_fmul>
 8001106:	4603      	mov	r3, r0
 8001108:	490a      	ldr	r1, [pc, #40]	; (8001134 <DHT20_ReadData+0x104>)
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fcc0 	bl	8000a90 <__aeabi_fsub>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3720      	adds	r7, #32
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	08009180 	.word	0x08009180
 8001128:	20000348 	.word	0x20000348
 800112c:	42c80000 	.word	0x42c80000
 8001130:	43480000 	.word	0x43480000
 8001134:	42480000 	.word	0x42480000

08001138 <fsm_run>:
 *      Author: ADMIN
 */

#include "fsm_dht.h"

void fsm_run() {
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
	switch(status) {
 800113e:	4b58      	ldr	r3, [pc, #352]	; (80012a0 <fsm_run+0x168>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b03      	cmp	r3, #3
 8001144:	f200 80a4 	bhi.w	8001290 <fsm_run+0x158>
 8001148:	a201      	add	r2, pc, #4	; (adr r2, 8001150 <fsm_run+0x18>)
 800114a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114e:	bf00      	nop
 8001150:	08001161 	.word	0x08001161
 8001154:	0800116d 	.word	0x0800116d
 8001158:	0800118f 	.word	0x0800118f
 800115c:	08001271 	.word	0x08001271
		case INIT:
			lcd_init();
 8001160:	f000 f91e 	bl	80013a0 <lcd_init>
			status = READING;
 8001164:	4b4e      	ldr	r3, [pc, #312]	; (80012a0 <fsm_run+0x168>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
			break;
 800116a:	e095      	b.n	8001298 <fsm_run+0x160>

		case READING:
			if (DHT20_ReadData(&dht20_sensor) == HAL_OK) {
 800116c:	484d      	ldr	r0, [pc, #308]	; (80012a4 <fsm_run+0x16c>)
 800116e:	f7ff ff5f 	bl	8001030 <DHT20_ReadData>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d103      	bne.n	8001180 <fsm_run+0x48>
				status = UPDATE;
 8001178:	4b49      	ldr	r3, [pc, #292]	; (80012a0 <fsm_run+0x168>)
 800117a:	2202      	movs	r2, #2
 800117c:	701a      	strb	r2, [r3, #0]
			} else {
				status = ERROR_READ;
				lcd_send_string("READ ERROR");
			}
			break;
 800117e:	e08b      	b.n	8001298 <fsm_run+0x160>
				status = ERROR_READ;
 8001180:	4b47      	ldr	r3, [pc, #284]	; (80012a0 <fsm_run+0x168>)
 8001182:	2203      	movs	r2, #3
 8001184:	701a      	strb	r2, [r3, #0]
				lcd_send_string("READ ERROR");
 8001186:	4848      	ldr	r0, [pc, #288]	; (80012a8 <fsm_run+0x170>)
 8001188:	f000 f938 	bl	80013fc <lcd_send_string>
			break;
 800118c:	e084      	b.n	8001298 <fsm_run+0x160>

		case UPDATE:
			sprintf(temp, "TEMP: %.2f", dht20_sensor.Temperature);
 800118e:	4b45      	ldr	r3, [pc, #276]	; (80012a4 <fsm_run+0x16c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f948 	bl	8000428 <__aeabi_f2d>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4943      	ldr	r1, [pc, #268]	; (80012ac <fsm_run+0x174>)
 800119e:	4844      	ldr	r0, [pc, #272]	; (80012b0 <fsm_run+0x178>)
 80011a0:	f005 fda8 	bl	8006cf4 <siprintf>
			sprintf(humd, "HUMI: %.2f", dht20_sensor.Humidity);
 80011a4:	4b3f      	ldr	r3, [pc, #252]	; (80012a4 <fsm_run+0x16c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff f93d 	bl	8000428 <__aeabi_f2d>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4940      	ldr	r1, [pc, #256]	; (80012b4 <fsm_run+0x17c>)
 80011b4:	4840      	ldr	r0, [pc, #256]	; (80012b8 <fsm_run+0x180>)
 80011b6:	f005 fd9d 	bl	8006cf4 <siprintf>
			sprintf(sendBuffer, "%s;%s\n", temp, humd);
 80011ba:	4b3f      	ldr	r3, [pc, #252]	; (80012b8 <fsm_run+0x180>)
 80011bc:	4a3c      	ldr	r2, [pc, #240]	; (80012b0 <fsm_run+0x178>)
 80011be:	493f      	ldr	r1, [pc, #252]	; (80012bc <fsm_run+0x184>)
 80011c0:	483f      	ldr	r0, [pc, #252]	; (80012c0 <fsm_run+0x188>)
 80011c2:	f005 fd97 	bl	8006cf4 <siprintf>
			UART_SendString(sendBuffer);
 80011c6:	483e      	ldr	r0, [pc, #248]	; (80012c0 <fsm_run+0x188>)
 80011c8:	f000 fed6 	bl	8001f78 <UART_SendString>

			//update temperature
			if (dht20_sensor.Temperature != new_temp) {
 80011cc:	4b35      	ldr	r3, [pc, #212]	; (80012a4 <fsm_run+0x16c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a3c      	ldr	r2, [pc, #240]	; (80012c4 <fsm_run+0x18c>)
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	4611      	mov	r1, r2
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fef8 	bl	8000fcc <__aeabi_fcmpeq>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d11b      	bne.n	800121a <fsm_run+0xe2>
				lcd_goto_XY(1, 0);
 80011e2:	2100      	movs	r1, #0
 80011e4:	2001      	movs	r0, #1
 80011e6:	f000 f925 	bl	8001434 <lcd_goto_XY>
				lcd_send_string("TEMP:");
 80011ea:	4837      	ldr	r0, [pc, #220]	; (80012c8 <fsm_run+0x190>)
 80011ec:	f000 f906 	bl	80013fc <lcd_send_string>
				char temp[8];
				sprintf(temp, "%.2f \xDF""C", dht20_sensor.Temperature); //xDF -> kí tự degree trong bảng mã LCD
 80011f0:	4b2c      	ldr	r3, [pc, #176]	; (80012a4 <fsm_run+0x16c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f917 	bl	8000428 <__aeabi_f2d>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	f107 0008 	add.w	r0, r7, #8
 8001202:	4932      	ldr	r1, [pc, #200]	; (80012cc <fsm_run+0x194>)
 8001204:	f005 fd76 	bl	8006cf4 <siprintf>
				lcd_send_string(temp);
 8001208:	f107 0308 	add.w	r3, r7, #8
 800120c:	4618      	mov	r0, r3
 800120e:	f000 f8f5 	bl	80013fc <lcd_send_string>
				new_temp = dht20_sensor.Temperature;
 8001212:	4b24      	ldr	r3, [pc, #144]	; (80012a4 <fsm_run+0x16c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a2b      	ldr	r2, [pc, #172]	; (80012c4 <fsm_run+0x18c>)
 8001218:	6013      	str	r3, [r2, #0]
			}

			//update humidity
			if (dht20_sensor.Humidity != new_humd) {
 800121a:	4b22      	ldr	r3, [pc, #136]	; (80012a4 <fsm_run+0x16c>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	4a2c      	ldr	r2, [pc, #176]	; (80012d0 <fsm_run+0x198>)
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff fed1 	bl	8000fcc <__aeabi_fcmpeq>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d119      	bne.n	8001264 <fsm_run+0x12c>
				lcd_goto_XY(0, 0);
 8001230:	2100      	movs	r1, #0
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f8fe 	bl	8001434 <lcd_goto_XY>
				lcd_send_string("HUMI:");
 8001238:	4826      	ldr	r0, [pc, #152]	; (80012d4 <fsm_run+0x19c>)
 800123a:	f000 f8df 	bl	80013fc <lcd_send_string>
				char humd[8];
				sprintf(humd, "%.2f %%", dht20_sensor.Humidity);
 800123e:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <fsm_run+0x16c>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f8f0 	bl	8000428 <__aeabi_f2d>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4638      	mov	r0, r7
 800124e:	4922      	ldr	r1, [pc, #136]	; (80012d8 <fsm_run+0x1a0>)
 8001250:	f005 fd50 	bl	8006cf4 <siprintf>
				lcd_send_string(humd);
 8001254:	463b      	mov	r3, r7
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f8d0 	bl	80013fc <lcd_send_string>
				new_humd = dht20_sensor.Humidity;
 800125c:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <fsm_run+0x16c>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	4a1b      	ldr	r2, [pc, #108]	; (80012d0 <fsm_run+0x198>)
 8001262:	6013      	str	r3, [r2, #0]
			}

			Led_RGB_temp();
 8001264:	f000 f966 	bl	8001534 <Led_RGB_temp>

			status = READING;
 8001268:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <fsm_run+0x168>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
			break;
 800126e:	e013      	b.n	8001298 <fsm_run+0x160>
		case ERROR_READ:
			lcd_clear_display();
 8001270:	f000 f8d9 	bl	8001426 <lcd_clear_display>
			lcd_goto_XY(0, 0);
 8001274:	2100      	movs	r1, #0
 8001276:	2000      	movs	r0, #0
 8001278:	f000 f8dc 	bl	8001434 <lcd_goto_XY>
			lcd_send_string("ERROR");
 800127c:	4817      	ldr	r0, [pc, #92]	; (80012dc <fsm_run+0x1a4>)
 800127e:	f000 f8bd 	bl	80013fc <lcd_send_string>

			HAL_Delay(1000);
 8001282:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001286:	f000 ff15 	bl	80020b4 <HAL_Delay>
			status = READING;
 800128a:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <fsm_run+0x168>)
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]
		default:
			status = INIT;
 8001290:	4b03      	ldr	r3, [pc, #12]	; (80012a0 <fsm_run+0x168>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
			break;
 8001296:	bf00      	nop
	}
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200001f8 	.word	0x200001f8
 80012a4:	20000240 	.word	0x20000240
 80012a8:	08009184 	.word	0x08009184
 80012ac:	08009190 	.word	0x08009190
 80012b0:	20000230 	.word	0x20000230
 80012b4:	0800919c 	.word	0x0800919c
 80012b8:	20000220 	.word	0x20000220
 80012bc:	080091a8 	.word	0x080091a8
 80012c0:	20000248 	.word	0x20000248
 80012c4:	200001fc 	.word	0x200001fc
 80012c8:	080091b0 	.word	0x080091b0
 80012cc:	080091b8 	.word	0x080091b8
 80012d0:	20000200 	.word	0x20000200
 80012d4:	080091c0 	.word	0x080091c0
 80012d8:	080091c8 	.word	0x080091c8
 80012dc:	080091d0 	.word	0x080091d0

080012e0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	f023 030f 	bic.w	r3, r3, #15
 80012f0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	f043 030c 	orr.w	r3, r3, #12
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	f043 0308 	orr.w	r3, r3, #8
 8001308:	b2db      	uxtb	r3, r3
 800130a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 800130c:	7bbb      	ldrb	r3, [r7, #14]
 800130e:	f043 030c 	orr.w	r3, r3, #12
 8001312:	b2db      	uxtb	r3, r3
 8001314:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001316:	7bbb      	ldrb	r3, [r7, #14]
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	b2db      	uxtb	r3, r3
 800131e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001320:	f107 0208 	add.w	r2, r7, #8
 8001324:	2364      	movs	r3, #100	; 0x64
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2304      	movs	r3, #4
 800132a:	2142      	movs	r1, #66	; 0x42
 800132c:	4803      	ldr	r0, [pc, #12]	; (800133c <lcd_send_cmd+0x5c>)
 800132e:	f001 fd5d 	bl	8002dec <HAL_I2C_Master_Transmit>
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000348 	.word	0x20000348

08001340 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af02      	add	r7, sp, #8
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f023 030f 	bic.w	r3, r3, #15
 8001350:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	011b      	lsls	r3, r3, #4
 8001356:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	f043 030d 	orr.w	r3, r3, #13
 800135e:	b2db      	uxtb	r3, r3
 8001360:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	f043 0309 	orr.w	r3, r3, #9
 8001368:	b2db      	uxtb	r3, r3
 800136a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800136c:	7bbb      	ldrb	r3, [r7, #14]
 800136e:	f043 030d 	orr.w	r3, r3, #13
 8001372:	b2db      	uxtb	r3, r3
 8001374:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	f043 0309 	orr.w	r3, r3, #9
 800137c:	b2db      	uxtb	r3, r3
 800137e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001380:	f107 0208 	add.w	r2, r7, #8
 8001384:	2364      	movs	r3, #100	; 0x64
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2304      	movs	r3, #4
 800138a:	2142      	movs	r1, #66	; 0x42
 800138c:	4803      	ldr	r0, [pc, #12]	; (800139c <lcd_send_data+0x5c>)
 800138e:	f001 fd2d 	bl	8002dec <HAL_I2C_Master_Transmit>
}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000348 	.word	0x20000348

080013a0 <lcd_init>:

void lcd_init (void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 80013a4:	2033      	movs	r0, #51	; 0x33
 80013a6:	f7ff ff9b 	bl	80012e0 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 80013aa:	2032      	movs	r0, #50	; 0x32
 80013ac:	f7ff ff98 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013b0:	2032      	movs	r0, #50	; 0x32
 80013b2:	f000 fe7f 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80013b6:	2028      	movs	r0, #40	; 0x28
 80013b8:	f7ff ff92 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013bc:	2032      	movs	r0, #50	; 0x32
 80013be:	f000 fe79 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80013c2:	2001      	movs	r0, #1
 80013c4:	f7ff ff8c 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013c8:	2032      	movs	r0, #50	; 0x32
 80013ca:	f000 fe73 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80013ce:	2006      	movs	r0, #6
 80013d0:	f7ff ff86 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013d4:	2032      	movs	r0, #50	; 0x32
 80013d6:	f000 fe6d 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 80013da:	200c      	movs	r0, #12
 80013dc:	f7ff ff80 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013e0:	2032      	movs	r0, #50	; 0x32
 80013e2:	f000 fe67 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 80013e6:	2002      	movs	r0, #2
 80013e8:	f7ff ff7a 	bl	80012e0 <lcd_send_cmd>
	HAL_Delay(50);
 80013ec:	2032      	movs	r0, #50	; 0x32
 80013ee:	f000 fe61 	bl	80020b4 <HAL_Delay>
	lcd_send_cmd (0x80);
 80013f2:	2080      	movs	r0, #128	; 0x80
 80013f4:	f7ff ff74 	bl	80012e0 <lcd_send_cmd>
}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}

080013fc <lcd_send_string>:

void lcd_send_string (char *str)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001404:	e006      	b.n	8001414 <lcd_send_string+0x18>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	607a      	str	r2, [r7, #4]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff ff96 	bl	8001340 <lcd_send_data>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1f4      	bne.n	8001406 <lcd_send_string+0xa>
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 800142a:	2001      	movs	r0, #1
 800142c:	f7ff ff58 	bl	80012e0 <lcd_send_cmd>
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}

08001434 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d108      	bne.n	8001456 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4413      	add	r3, r2
 800144e:	b2db      	uxtb	r3, r3
 8001450:	337f      	adds	r3, #127	; 0x7f
 8001452:	73fb      	strb	r3, [r7, #15]
 8001454:	e008      	b.n	8001468 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	3340      	adds	r3, #64	; 0x40
 800145c:	b2db      	uxtb	r3, r3
 800145e:	b25b      	sxtb	r3, r3
 8001460:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001464:	b25b      	sxtb	r3, r3
 8001466:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff38 	bl	80012e0 <lcd_send_cmd>
}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <WS2812_SetColor>:
 */

#include "led_rgb.h"

// Hàm ánh xạ dữ liệu màu sang PWM
void WS2812_SetColor(uint8_t red, uint8_t green, uint8_t blue) {
 8001478:	b480      	push	{r7}
 800147a:	b087      	sub	sp, #28
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
 8001482:	460b      	mov	r3, r1
 8001484:	71bb      	strb	r3, [r7, #6]
 8001486:	4613      	mov	r3, r2
 8001488:	717b      	strb	r3, [r7, #5]
    uint32_t color = (green << 16) | (red << 8) | blue; // Dữ liệu GRB
 800148a:	79bb      	ldrb	r3, [r7, #6]
 800148c:	041a      	lsls	r2, r3, #16
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	021b      	lsls	r3, r3, #8
 8001492:	431a      	orrs	r2, r3
 8001494:	797b      	ldrb	r3, [r7, #5]
 8001496:	4313      	orrs	r3, r2
 8001498:	60bb      	str	r3, [r7, #8]
    uint16_t idx = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	82fb      	strh	r3, [r7, #22]

    for (int i = 23; i >= 0; i--) {
 800149e:	2317      	movs	r3, #23
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	e01c      	b.n	80014de <WS2812_SetColor+0x66>
        if (color & (1 << i)) {
 80014a4:	2201      	movs	r2, #1
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d008      	beq.n	80014c8 <WS2812_SetColor+0x50>
            pwm_data[idx++] = 6; // T1H: 0.7 μs
 80014b6:	8afb      	ldrh	r3, [r7, #22]
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	82fa      	strh	r2, [r7, #22]
 80014bc:	461a      	mov	r2, r3
 80014be:	4b13      	ldr	r3, [pc, #76]	; (800150c <WS2812_SetColor+0x94>)
 80014c0:	2106      	movs	r1, #6
 80014c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80014c6:	e007      	b.n	80014d8 <WS2812_SetColor+0x60>
        } else {
            pwm_data[idx++] = 3; // T0H: 0.35 μs
 80014c8:	8afb      	ldrh	r3, [r7, #22]
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	82fa      	strh	r2, [r7, #22]
 80014ce:	461a      	mov	r2, r3
 80014d0:	4b0e      	ldr	r3, [pc, #56]	; (800150c <WS2812_SetColor+0x94>)
 80014d2:	2103      	movs	r1, #3
 80014d4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 23; i >= 0; i--) {
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	3b01      	subs	r3, #1
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	dadf      	bge.n	80014a4 <WS2812_SetColor+0x2c>
        }
    }

    // Reset (50 μs, tối thiểu 40 khoảng trống)
    for (int i = idx; i < sizeof(pwm_data) / sizeof(uint16_t); i++) {
 80014e4:	8afb      	ldrh	r3, [r7, #22]
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	e007      	b.n	80014fa <WS2812_SetColor+0x82>
        pwm_data[i] = 0;
 80014ea:	4a08      	ldr	r2, [pc, #32]	; (800150c <WS2812_SetColor+0x94>)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2100      	movs	r1, #0
 80014f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = idx; i < sizeof(pwm_data) / sizeof(uint16_t); i++) {
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	3301      	adds	r3, #1
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2b49      	cmp	r3, #73	; 0x49
 80014fe:	d9f4      	bls.n	80014ea <WS2812_SetColor+0x72>
    }
}
 8001500:	bf00      	nop
 8001502:	bf00      	nop
 8001504:	371c      	adds	r7, #28
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr
 800150c:	20000270 	.word	0x20000270

08001510 <WS2812_Send>:

// Hàm gửi dữ liệu PWM
void WS2812_Send(void) {
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
    // Bắt đầu PWM với DMA
    HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)pwm_data, sizeof(pwm_data) / sizeof(uint16_t));
 8001514:	234a      	movs	r3, #74	; 0x4a
 8001516:	4a05      	ldr	r2, [pc, #20]	; (800152c <WS2812_Send+0x1c>)
 8001518:	2100      	movs	r1, #0
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <WS2812_Send+0x20>)
 800151c:	f003 f900 	bl	8004720 <HAL_TIM_PWM_Start_DMA>

    // Chờ DMA hoàn tất
    HAL_Delay(1); // Đảm bảo hơn 50 μs reset
 8001520:	2001      	movs	r0, #1
 8001522:	f000 fdc7 	bl	80020b4 <HAL_Delay>
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000270 	.word	0x20000270
 8001530:	200003e4 	.word	0x200003e4

08001534 <Led_RGB_temp>:

void Led_RGB_temp(){
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	if(new_temp < -20){
 8001538:	4b2f      	ldr	r3, [pc, #188]	; (80015f8 <Led_RGB_temp+0xc4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	492f      	ldr	r1, [pc, #188]	; (80015fc <Led_RGB_temp+0xc8>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fd4e 	bl	8000fe0 <__aeabi_fcmplt>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d007      	beq.n	800155a <Led_RGB_temp+0x26>
		WS2812_SetColor(0, 0, 255);
 800154a:	22ff      	movs	r2, #255	; 0xff
 800154c:	2100      	movs	r1, #0
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff ff92 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 8001554:	f7ff ffdc 	bl	8001510 <WS2812_Send>
	}
	else{
		WS2812_SetColor(255, 0, 0);
		WS2812_Send();
	}
}
 8001558:	e04b      	b.n	80015f2 <Led_RGB_temp+0xbe>
	else if(new_temp < 0){
 800155a:	4b27      	ldr	r3, [pc, #156]	; (80015f8 <Led_RGB_temp+0xc4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f04f 0100 	mov.w	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fd3c 	bl	8000fe0 <__aeabi_fcmplt>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d007      	beq.n	800157e <Led_RGB_temp+0x4a>
		WS2812_SetColor(0, 128, 128);
 800156e:	2280      	movs	r2, #128	; 0x80
 8001570:	2180      	movs	r1, #128	; 0x80
 8001572:	2000      	movs	r0, #0
 8001574:	f7ff ff80 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 8001578:	f7ff ffca 	bl	8001510 <WS2812_Send>
}
 800157c:	e039      	b.n	80015f2 <Led_RGB_temp+0xbe>
	else if(new_temp < 20){
 800157e:	4b1e      	ldr	r3, [pc, #120]	; (80015f8 <Led_RGB_temp+0xc4>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	491f      	ldr	r1, [pc, #124]	; (8001600 <Led_RGB_temp+0xcc>)
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fd2b 	bl	8000fe0 <__aeabi_fcmplt>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d007      	beq.n	80015a0 <Led_RGB_temp+0x6c>
		WS2812_SetColor(0, 255, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	21ff      	movs	r1, #255	; 0xff
 8001594:	2000      	movs	r0, #0
 8001596:	f7ff ff6f 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 800159a:	f7ff ffb9 	bl	8001510 <WS2812_Send>
}
 800159e:	e028      	b.n	80015f2 <Led_RGB_temp+0xbe>
	else if(new_temp < 40){
 80015a0:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <Led_RGB_temp+0xc4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4917      	ldr	r1, [pc, #92]	; (8001604 <Led_RGB_temp+0xd0>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fd1a 	bl	8000fe0 <__aeabi_fcmplt>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d007      	beq.n	80015c2 <Led_RGB_temp+0x8e>
		WS2812_SetColor(85, 170, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	21aa      	movs	r1, #170	; 0xaa
 80015b6:	2055      	movs	r0, #85	; 0x55
 80015b8:	f7ff ff5e 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 80015bc:	f7ff ffa8 	bl	8001510 <WS2812_Send>
}
 80015c0:	e017      	b.n	80015f2 <Led_RGB_temp+0xbe>
	else if(new_temp < 60){
 80015c2:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <Led_RGB_temp+0xc4>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4910      	ldr	r1, [pc, #64]	; (8001608 <Led_RGB_temp+0xd4>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fd09 	bl	8000fe0 <__aeabi_fcmplt>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d007      	beq.n	80015e4 <Led_RGB_temp+0xb0>
		WS2812_SetColor(170, 85, 0);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2155      	movs	r1, #85	; 0x55
 80015d8:	20aa      	movs	r0, #170	; 0xaa
 80015da:	f7ff ff4d 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 80015de:	f7ff ff97 	bl	8001510 <WS2812_Send>
}
 80015e2:	e006      	b.n	80015f2 <Led_RGB_temp+0xbe>
		WS2812_SetColor(255, 0, 0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2100      	movs	r1, #0
 80015e8:	20ff      	movs	r0, #255	; 0xff
 80015ea:	f7ff ff45 	bl	8001478 <WS2812_SetColor>
		WS2812_Send();
 80015ee:	f7ff ff8f 	bl	8001510 <WS2812_Send>
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200001fc 	.word	0x200001fc
 80015fc:	c1a00000 	.word	0xc1a00000
 8001600:	41a00000 	.word	0x41a00000
 8001604:	42200000 	.word	0x42200000
 8001608:	42700000 	.word	0x42700000

0800160c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001610:	f000 fcee 	bl	8001ff0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001614:	f000 f832 	bl	800167c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001618:	f000 f9a4 	bl	8001964 <MX_GPIO_Init>
  MX_I2C1_Init();
 800161c:	f000 f86a 	bl	80016f4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001620:	f000 f896 	bl	8001750 <MX_TIM2_Init>
  MX_DMA_Init();
 8001624:	f000 f980 	bl	8001928 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001628:	f000 f954 	bl	80018d4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800162c:	f000 f904 	bl	8001838 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001630:	480f      	ldr	r0, [pc, #60]	; (8001670 <main+0x64>)
 8001632:	f002 ff29 	bl	8004488 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001636:	480f      	ldr	r0, [pc, #60]	; (8001674 <main+0x68>)
 8001638:	f002 ff26 	bl	8004488 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800163c:	2100      	movs	r1, #0
 800163e:	480c      	ldr	r0, [pc, #48]	; (8001670 <main+0x64>)
 8001640:	f002 ffcc 	bl	80045dc <HAL_TIM_PWM_Start>
  lcd_init();
 8001644:	f7ff feac 	bl	80013a0 <lcd_init>
  lcd_clear_display();
 8001648:	f7ff feed 	bl	8001426 <lcd_clear_display>
  HAL_Delay(1000);
 800164c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001650:	f000 fd30 	bl	80020b4 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setTimer0(200);
 8001654:	20c8      	movs	r0, #200	; 0xc8
 8001656:	f000 f9c3 	bl	80019e0 <setTimer0>
  while (1)
  {
//	  lcd_clear_display();
	  if (timer_flag0 == 1) {
 800165a:	4b07      	ldr	r3, [pc, #28]	; (8001678 <main+0x6c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d1fb      	bne.n	800165a <main+0x4e>
		  fsm_run();
 8001662:	f7ff fd69 	bl	8001138 <fsm_run>
		  setTimer0(1000);
 8001666:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800166a:	f000 f9b9 	bl	80019e0 <setTimer0>
	  if (timer_flag0 == 1) {
 800166e:	e7f4      	b.n	800165a <main+0x4e>
 8001670:	200003e4 	.word	0x200003e4
 8001674:	2000039c 	.word	0x2000039c
 8001678:	20000208 	.word	0x20000208

0800167c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b090      	sub	sp, #64	; 0x40
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 0318 	add.w	r3, r7, #24
 8001686:	2228      	movs	r2, #40	; 0x28
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f004 feca 	bl	8006424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800169e:	2302      	movs	r3, #2
 80016a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016a2:	2301      	movs	r3, #1
 80016a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a6:	2310      	movs	r3, #16
 80016a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ae:	f107 0318 	add.w	r3, r7, #24
 80016b2:	4618      	mov	r0, r3
 80016b4:	f002 fa8a 	bl	8003bcc <HAL_RCC_OscConfig>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80016be:	f000 f989 	bl	80019d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c2:	230f      	movs	r3, #15
 80016c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f002 fcf6 	bl	80040cc <HAL_RCC_ClockConfig>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016e6:	f000 f975 	bl	80019d4 <Error_Handler>
  }
}
 80016ea:	bf00      	nop
 80016ec:	3740      	adds	r7, #64	; 0x40
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <MX_I2C1_Init+0x50>)
 80016fa:	4a13      	ldr	r2, [pc, #76]	; (8001748 <MX_I2C1_Init+0x54>)
 80016fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016fe:	4b11      	ldr	r3, [pc, #68]	; (8001744 <MX_I2C1_Init+0x50>)
 8001700:	4a12      	ldr	r2, [pc, #72]	; (800174c <MX_I2C1_Init+0x58>)
 8001702:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001704:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <MX_I2C1_Init+0x50>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800170a:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <MX_I2C1_Init+0x50>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001710:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <MX_I2C1_Init+0x50>)
 8001712:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001716:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001718:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <MX_I2C1_Init+0x50>)
 800171a:	2200      	movs	r2, #0
 800171c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800171e:	4b09      	ldr	r3, [pc, #36]	; (8001744 <MX_I2C1_Init+0x50>)
 8001720:	2200      	movs	r2, #0
 8001722:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <MX_I2C1_Init+0x50>)
 8001726:	2200      	movs	r2, #0
 8001728:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <MX_I2C1_Init+0x50>)
 800172c:	2200      	movs	r2, #0
 800172e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001730:	4804      	ldr	r0, [pc, #16]	; (8001744 <MX_I2C1_Init+0x50>)
 8001732:	f001 fa17 	bl	8002b64 <HAL_I2C_Init>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800173c:	f000 f94a 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000348 	.word	0x20000348
 8001748:	40005400 	.word	0x40005400
 800174c:	000186a0 	.word	0x000186a0

08001750 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08e      	sub	sp, #56	; 0x38
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001756:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001764:	f107 0320 	add.w	r3, r7, #32
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800176e:	1d3b      	adds	r3, r7, #4
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
 800177c:	615a      	str	r2, [r3, #20]
 800177e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001780:	4b2c      	ldr	r3, [pc, #176]	; (8001834 <MX_TIM2_Init+0xe4>)
 8001782:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001786:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001788:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <MX_TIM2_Init+0xe4>)
 800178a:	2200      	movs	r2, #0
 800178c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b29      	ldr	r3, [pc, #164]	; (8001834 <MX_TIM2_Init+0xe4>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001794:	4b27      	ldr	r3, [pc, #156]	; (8001834 <MX_TIM2_Init+0xe4>)
 8001796:	220a      	movs	r2, #10
 8001798:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179a:	4b26      	ldr	r3, [pc, #152]	; (8001834 <MX_TIM2_Init+0xe4>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a0:	4b24      	ldr	r3, [pc, #144]	; (8001834 <MX_TIM2_Init+0xe4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a6:	4823      	ldr	r0, [pc, #140]	; (8001834 <MX_TIM2_Init+0xe4>)
 80017a8:	f002 fe1e 	bl	80043e8 <HAL_TIM_Base_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80017b2:	f000 f90f 	bl	80019d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c0:	4619      	mov	r1, r3
 80017c2:	481c      	ldr	r0, [pc, #112]	; (8001834 <MX_TIM2_Init+0xe4>)
 80017c4:	f003 fb00 	bl	8004dc8 <HAL_TIM_ConfigClockSource>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80017ce:	f000 f901 	bl	80019d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <MX_TIM2_Init+0xe4>)
 80017d4:	f002 feaa 	bl	800452c <HAL_TIM_PWM_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80017de:	f000 f8f9 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017ea:	f107 0320 	add.w	r3, r7, #32
 80017ee:	4619      	mov	r1, r3
 80017f0:	4810      	ldr	r0, [pc, #64]	; (8001834 <MX_TIM2_Init+0xe4>)
 80017f2:	f003 ff67 	bl	80056c4 <HAL_TIMEx_MasterConfigSynchronization>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80017fc:	f000 f8ea 	bl	80019d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001800:	2360      	movs	r3, #96	; 0x60
 8001802:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001808:	2300      	movs	r3, #0
 800180a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	4619      	mov	r1, r3
 8001816:	4807      	ldr	r0, [pc, #28]	; (8001834 <MX_TIM2_Init+0xe4>)
 8001818:	f003 fa14 	bl	8004c44 <HAL_TIM_PWM_ConfigChannel>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001822:	f000 f8d7 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001826:	4803      	ldr	r0, [pc, #12]	; (8001834 <MX_TIM2_Init+0xe4>)
 8001828:	f000 fa12 	bl	8001c50 <HAL_TIM_MspPostInit>

}
 800182c:	bf00      	nop
 800182e:	3738      	adds	r7, #56	; 0x38
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200003e4 	.word	0x200003e4

08001838 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183e:	f107 0308 	add.w	r3, r7, #8
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184c:	463b      	mov	r3, r7
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001854:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <MX_TIM3_Init+0x94>)
 8001856:	4a1e      	ldr	r2, [pc, #120]	; (80018d0 <MX_TIM3_Init+0x98>)
 8001858:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 800185a:	4b1c      	ldr	r3, [pc, #112]	; (80018cc <MX_TIM3_Init+0x94>)
 800185c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001860:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001862:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <MX_TIM3_Init+0x94>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001868:	4b18      	ldr	r3, [pc, #96]	; (80018cc <MX_TIM3_Init+0x94>)
 800186a:	2209      	movs	r2, #9
 800186c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_TIM3_Init+0x94>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001874:	4b15      	ldr	r3, [pc, #84]	; (80018cc <MX_TIM3_Init+0x94>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800187a:	4814      	ldr	r0, [pc, #80]	; (80018cc <MX_TIM3_Init+0x94>)
 800187c:	f002 fdb4 	bl	80043e8 <HAL_TIM_Base_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001886:	f000 f8a5 	bl	80019d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	4619      	mov	r1, r3
 8001896:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_TIM3_Init+0x94>)
 8001898:	f003 fa96 	bl	8004dc8 <HAL_TIM_ConfigClockSource>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80018a2:	f000 f897 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018ae:	463b      	mov	r3, r7
 80018b0:	4619      	mov	r1, r3
 80018b2:	4806      	ldr	r0, [pc, #24]	; (80018cc <MX_TIM3_Init+0x94>)
 80018b4:	f003 ff06 	bl	80056c4 <HAL_TIMEx_MasterConfigSynchronization>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80018be:	f000 f889 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	2000039c 	.word	0x2000039c
 80018d0:	40000400 	.word	0x40000400

080018d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <MX_USART2_UART_Init+0x50>)
 80018dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018f2:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 80018fa:	220c      	movs	r2, #12
 80018fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_USART2_UART_Init+0x4c>)
 800190c:	f003 ff4a 	bl	80057a4 <HAL_UART_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001916:	f000 f85d 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000042c 	.word	0x2000042c
 8001924:	40004400 	.word	0x40004400

08001928 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <MX_DMA_Init+0x38>)
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	4a0b      	ldr	r2, [pc, #44]	; (8001960 <MX_DMA_Init+0x38>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6153      	str	r3, [r2, #20]
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <MX_DMA_Init+0x38>)
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	607b      	str	r3, [r7, #4]
 8001944:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	200f      	movs	r0, #15
 800194c:	f000 fcad 	bl	80022aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001950:	200f      	movs	r0, #15
 8001952:	f000 fcc6 	bl	80022e2 <HAL_NVIC_EnableIRQ>

}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000

08001964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800196a:	4b14      	ldr	r3, [pc, #80]	; (80019bc <MX_GPIO_Init+0x58>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a13      	ldr	r2, [pc, #76]	; (80019bc <MX_GPIO_Init+0x58>)
 8001970:	f043 0320 	orr.w	r3, r3, #32
 8001974:	6193      	str	r3, [r2, #24]
 8001976:	4b11      	ldr	r3, [pc, #68]	; (80019bc <MX_GPIO_Init+0x58>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f003 0320 	and.w	r3, r3, #32
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <MX_GPIO_Init+0x58>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	4a0d      	ldr	r2, [pc, #52]	; (80019bc <MX_GPIO_Init+0x58>)
 8001988:	f043 0304 	orr.w	r3, r3, #4
 800198c:	6193      	str	r3, [r2, #24]
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <MX_GPIO_Init+0x58>)
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0304 	and.w	r3, r3, #4
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <MX_GPIO_Init+0x58>)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	4a07      	ldr	r2, [pc, #28]	; (80019bc <MX_GPIO_Init+0x58>)
 80019a0:	f043 0308 	orr.w	r3, r3, #8
 80019a4:	6193      	str	r3, [r2, #24]
 80019a6:	4b05      	ldr	r3, [pc, #20]	; (80019bc <MX_GPIO_Init+0x58>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	40021000 	.word	0x40021000

080019c0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
//	SCH_Update();
	timer_run();
 80019c8:	f000 f826 	bl	8001a18 <timer_run>
}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	e7fe      	b.n	80019dc <Error_Handler+0x8>
	...

080019e0 <setTimer0>:
#define TICK 10

int timer_counter0 = 0;
int timer_flag0 = 0;

void setTimer0(int duration){
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	timer_counter0 = duration/TICK;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a08      	ldr	r2, [pc, #32]	; (8001a0c <setTimer0+0x2c>)
 80019ec:	fb82 1203 	smull	r1, r2, r2, r3
 80019f0:	1092      	asrs	r2, r2, #2
 80019f2:	17db      	asrs	r3, r3, #31
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <setTimer0+0x30>)
 80019f8:	6013      	str	r3, [r2, #0]
	timer_flag0 = 0;
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <setTimer0+0x34>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	66666667 	.word	0x66666667
 8001a10:	20000204 	.word	0x20000204
 8001a14:	20000208 	.word	0x20000208

08001a18 <timer_run>:
void setTimer1(int duration){
	timer_counter1 = duration/TICK;
	timer_flag1 = 0;
}

void timer_run(){
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
	if (timer_counter0 > 0) {
 8001a1c:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <timer_run+0x4c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	dd0b      	ble.n	8001a3c <timer_run+0x24>
		timer_counter0--;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <timer_run+0x4c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	4a0e      	ldr	r2, [pc, #56]	; (8001a64 <timer_run+0x4c>)
 8001a2c:	6013      	str	r3, [r2, #0]
		if (timer_counter0 <= 0) {
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <timer_run+0x4c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	dc02      	bgt.n	8001a3c <timer_run+0x24>
			timer_flag0 = 1;
 8001a36:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <timer_run+0x50>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer_counter1 > 0) {
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <timer_run+0x54>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	dd0b      	ble.n	8001a5c <timer_run+0x44>
		timer_counter1--;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <timer_run+0x54>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <timer_run+0x54>)
 8001a4c:	6013      	str	r3, [r2, #0]
		if (timer_counter1 <= 0) {
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <timer_run+0x54>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	dc02      	bgt.n	8001a5c <timer_run+0x44>
			timer_flag1 = 1;
 8001a56:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <timer_run+0x58>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	20000204 	.word	0x20000204
 8001a68:	20000208 	.word	0x20000208
 8001a6c:	2000020c 	.word	0x2000020c
 8001a70:	20000210 	.word	0x20000210

08001a74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a7a:	4b19      	ldr	r3, [pc, #100]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	4a18      	ldr	r2, [pc, #96]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6193      	str	r3, [r2, #24]
 8001a86:	4b16      	ldr	r3, [pc, #88]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a92:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	4a12      	ldr	r2, [pc, #72]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	61d3      	str	r3, [r2, #28]
 8001a9e:	4b10      	ldr	r3, [pc, #64]	; (8001ae0 <HAL_MspInit+0x6c>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	2100      	movs	r1, #0
 8001aae:	2005      	movs	r0, #5
 8001ab0:	f000 fbfb 	bl	80022aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001ab4:	2005      	movs	r0, #5
 8001ab6:	f000 fc14 	bl	80022e2 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_MspInit+0x70>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <HAL_MspInit+0x70>)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40010000 	.word	0x40010000

08001ae8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08a      	sub	sp, #40	; 0x28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a1d      	ldr	r2, [pc, #116]	; (8001b78 <HAL_I2C_MspInit+0x90>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d132      	bne.n	8001b6e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b08:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	4a1b      	ldr	r2, [pc, #108]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b0e:	f043 0308 	orr.w	r3, r3, #8
 8001b12:	6193      	str	r3, [r2, #24]
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b20:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b26:	2312      	movs	r3, #18
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	4812      	ldr	r0, [pc, #72]	; (8001b80 <HAL_I2C_MspInit+0x98>)
 8001b36:	f000 fe91 	bl	800285c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <HAL_I2C_MspInit+0x9c>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b42:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	f043 0302 	orr.w	r3, r3, #2
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b50:	4a0c      	ldr	r2, [pc, #48]	; (8001b84 <HAL_I2C_MspInit+0x9c>)
 8001b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b54:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b56:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <HAL_I2C_MspInit+0x94>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b6e:	bf00      	nop
 8001b70:	3728      	adds	r7, #40	; 0x28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40005400 	.word	0x40005400
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40010c00 	.word	0x40010c00
 8001b84:	40010000 	.word	0x40010000

08001b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b98:	d135      	bne.n	8001c06 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b9a:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a28      	ldr	r2, [pc, #160]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	61d3      	str	r3, [r2, #28]
 8001ba6:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001bb2:	4b24      	ldr	r3, [pc, #144]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bb4:	4a24      	ldr	r2, [pc, #144]	; (8001c48 <HAL_TIM_Base_MspInit+0xc0>)
 8001bb6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bb8:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bba:	2210      	movs	r2, #16
 8001bbc:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bbe:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001bc4:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bc6:	2280      	movs	r2, #128	; 0x80
 8001bc8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bca:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bd0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bd2:	4b1c      	ldr	r3, [pc, #112]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bd4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bd8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001bda:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001be0:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001be2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001be6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001be8:	4816      	ldr	r0, [pc, #88]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bea:	f000 fb95 	bl	8002318 <HAL_DMA_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <HAL_TIM_Base_MspInit+0x70>
    {
      Error_Handler();
 8001bf4:	f7ff feee 	bl	80019d4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
 8001bfe:	4a11      	ldr	r2, [pc, #68]	; (8001c44 <HAL_TIM_Base_MspInit+0xbc>)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c04:	e018      	b.n	8001c38 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM3)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a10      	ldr	r2, [pc, #64]	; (8001c4c <HAL_TIM_Base_MspInit+0xc4>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d113      	bne.n	8001c38 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001c16:	f043 0302 	orr.w	r3, r3, #2
 8001c1a:	61d3      	str	r3, [r2, #28]
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <HAL_TIM_Base_MspInit+0xb8>)
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	201d      	movs	r0, #29
 8001c2e:	f000 fb3c 	bl	80022aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c32:	201d      	movs	r0, #29
 8001c34:	f000 fb55 	bl	80022e2 <HAL_NVIC_EnableIRQ>
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40021000 	.word	0x40021000
 8001c44:	20000304 	.word	0x20000304
 8001c48:	40020058 	.word	0x40020058
 8001c4c:	40000400 	.word	0x40000400

08001c50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c6e:	d117      	bne.n	8001ca0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c70:	4b0d      	ldr	r3, [pc, #52]	; (8001ca8 <HAL_TIM_MspPostInit+0x58>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	4a0c      	ldr	r2, [pc, #48]	; (8001ca8 <HAL_TIM_MspPostInit+0x58>)
 8001c76:	f043 0304 	orr.w	r3, r3, #4
 8001c7a:	6193      	str	r3, [r2, #24]
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <HAL_TIM_MspPostInit+0x58>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	2302      	movs	r3, #2
 8001c92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 0310 	add.w	r3, r7, #16
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4804      	ldr	r0, [pc, #16]	; (8001cac <HAL_TIM_MspPostInit+0x5c>)
 8001c9c:	f000 fdde 	bl	800285c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ca0:	bf00      	nop
 8001ca2:	3720      	adds	r7, #32
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	40010800 	.word	0x40010800

08001cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 0310 	add.w	r3, r7, #16
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a1f      	ldr	r2, [pc, #124]	; (8001d48 <HAL_UART_MspInit+0x98>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d137      	bne.n	8001d40 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cd0:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cd2:	69db      	ldr	r3, [r3, #28]
 8001cd4:	4a1d      	ldr	r2, [pc, #116]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cda:	61d3      	str	r3, [r2, #28]
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cde:	69db      	ldr	r3, [r3, #28]
 8001ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce8:	4b18      	ldr	r3, [pc, #96]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	4a17      	ldr	r2, [pc, #92]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cee:	f043 0304 	orr.w	r3, r3, #4
 8001cf2:	6193      	str	r3, [r2, #24]
 8001cf4:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <HAL_UART_MspInit+0x9c>)
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	60bb      	str	r3, [r7, #8]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d00:	2304      	movs	r3, #4
 8001d02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 0310 	add.w	r3, r7, #16
 8001d10:	4619      	mov	r1, r3
 8001d12:	480f      	ldr	r0, [pc, #60]	; (8001d50 <HAL_UART_MspInit+0xa0>)
 8001d14:	f000 fda2 	bl	800285c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d18:	2308      	movs	r3, #8
 8001d1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	f107 0310 	add.w	r3, r7, #16
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4809      	ldr	r0, [pc, #36]	; (8001d50 <HAL_UART_MspInit+0xa0>)
 8001d2c:	f000 fd96 	bl	800285c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d30:	2200      	movs	r2, #0
 8001d32:	2100      	movs	r1, #0
 8001d34:	2026      	movs	r0, #38	; 0x26
 8001d36:	f000 fab8 	bl	80022aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d3a:	2026      	movs	r0, #38	; 0x26
 8001d3c:	f000 fad1 	bl	80022e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d40:	bf00      	nop
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40004400 	.word	0x40004400
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	40010800 	.word	0x40010800

08001d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d58:	e7fe      	b.n	8001d58 <NMI_Handler+0x4>

08001d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d5e:	e7fe      	b.n	8001d5e <HardFault_Handler+0x4>

08001d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d64:	e7fe      	b.n	8001d64 <MemManage_Handler+0x4>

08001d66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d66:	b480      	push	{r7}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d6a:	e7fe      	b.n	8001d6a <BusFault_Handler+0x4>

08001d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d70:	e7fe      	b.n	8001d70 <UsageFault_Handler+0x4>

08001d72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr

08001d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr

08001d96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d9a:	f000 f96f 	bl	800207c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
	...

08001db0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001db4:	4802      	ldr	r0, [pc, #8]	; (8001dc0 <DMA1_Channel5_IRQHandler+0x10>)
 8001db6:	f000 fc1d 	bl	80025f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000304 	.word	0x20000304

08001dc4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001dc8:	4802      	ldr	r0, [pc, #8]	; (8001dd4 <TIM3_IRQHandler+0x10>)
 8001dca:	f002 fe4b 	bl	8004a64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000039c 	.word	0x2000039c

08001dd8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ddc:	4802      	ldr	r0, [pc, #8]	; (8001de8 <USART2_IRQHandler+0x10>)
 8001dde:	f003 fdbd 	bl	800595c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	2000042c 	.word	0x2000042c

08001dec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
	return 1;
 8001df0:	2301      	movs	r3, #1
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <_kill>:

int _kill(int pid, int sig)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
 8001e02:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e04:	f004 fae4 	bl	80063d0 <__errno>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2216      	movs	r2, #22
 8001e0c:	601a      	str	r2, [r3, #0]
	return -1;
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <_exit>:

void _exit (int status)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e22:	f04f 31ff 	mov.w	r1, #4294967295
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ffe7 	bl	8001dfa <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e2c:	e7fe      	b.n	8001e2c <_exit+0x12>

08001e2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b086      	sub	sp, #24
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e00a      	b.n	8001e56 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e40:	f3af 8000 	nop.w
 8001e44:	4601      	mov	r1, r0
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	60ba      	str	r2, [r7, #8]
 8001e4c:	b2ca      	uxtb	r2, r1
 8001e4e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	dbf0      	blt.n	8001e40 <_read+0x12>
	}

return len;
 8001e5e:	687b      	ldr	r3, [r7, #4]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e009      	b.n	8001e8e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	60ba      	str	r2, [r7, #8]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	dbf1      	blt.n	8001e7a <_write+0x12>
	}
	return len;
 8001e96:	687b      	ldr	r3, [r7, #4]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_close>:

int _close(int file)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	return -1;
 8001ea8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bc80      	pop	{r7}
 8001eb4:	4770      	bx	lr

08001eb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ec6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <_isatty>:

int _isatty(int file)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	return 1;
 8001edc:	2301      	movs	r3, #1
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f08:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <_sbrk+0x5c>)
 8001f0a:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <_sbrk+0x60>)
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <_sbrk+0x64>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <_sbrk+0x68>)
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f30:	f004 fa4e 	bl	80063d0 <__errno>
 8001f34:	4603      	mov	r3, r0
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e009      	b.n	8001f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <_sbrk+0x64>)
 8001f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20005000 	.word	0x20005000
 8001f60:	00000400 	.word	0x00000400
 8001f64:	20000214 	.word	0x20000214
 8001f68:	20000488 	.word	0x20000488

08001f6c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <UART_SendString>:

#include "uart.h"

extern UART_HandleTypeDef huart2;

HAL_StatusTypeDef UART_SendString(const char *data) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    return HAL_UART_Transmit(&huart2, (uint8_t *)data, strlen(data), 1000);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7fe f8e5 	bl	8000150 <strlen>
 8001f86:	4603      	mov	r3, r0
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <UART_SendString+0x28>)
 8001f92:	f003 fc57 	bl	8005844 <HAL_UART_Transmit>
 8001f96:	4603      	mov	r3, r0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	2000042c 	.word	0x2000042c

08001fa4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fa4:	f7ff ffe2 	bl	8001f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa8:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001faa:	490c      	ldr	r1, [pc, #48]	; (8001fdc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001fac:	4a0c      	ldr	r2, [pc, #48]	; (8001fe0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a09      	ldr	r2, [pc, #36]	; (8001fe4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fc0:	4c09      	ldr	r4, [pc, #36]	; (8001fe8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fce:	f004 fa05 	bl	80063dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fd2:	f7ff fb1b 	bl	800160c <main>
  bx lr
 8001fd6:	4770      	bx	lr
  ldr r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fdc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fe0:	080095ec 	.word	0x080095ec
  ldr r2, =_sbss
 8001fe4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001fe8:	20000488 	.word	0x20000488

08001fec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fec:	e7fe      	b.n	8001fec <ADC1_2_IRQHandler>
	...

08001ff0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ff4:	4b08      	ldr	r3, [pc, #32]	; (8002018 <HAL_Init+0x28>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a07      	ldr	r2, [pc, #28]	; (8002018 <HAL_Init+0x28>)
 8001ffa:	f043 0310 	orr.w	r3, r3, #16
 8001ffe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002000:	2003      	movs	r0, #3
 8002002:	f000 f947 	bl	8002294 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002006:	200f      	movs	r0, #15
 8002008:	f000 f808 	bl	800201c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800200c:	f7ff fd32 	bl	8001a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40022000 	.word	0x40022000

0800201c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002024:	4b12      	ldr	r3, [pc, #72]	; (8002070 <HAL_InitTick+0x54>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b12      	ldr	r3, [pc, #72]	; (8002074 <HAL_InitTick+0x58>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002032:	fbb3 f3f1 	udiv	r3, r3, r1
 8002036:	fbb2 f3f3 	udiv	r3, r2, r3
 800203a:	4618      	mov	r0, r3
 800203c:	f000 f95f 	bl	80022fe <HAL_SYSTICK_Config>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e00e      	b.n	8002068 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2b0f      	cmp	r3, #15
 800204e:	d80a      	bhi.n	8002066 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002050:	2200      	movs	r2, #0
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	f04f 30ff 	mov.w	r0, #4294967295
 8002058:	f000 f927 	bl	80022aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800205c:	4a06      	ldr	r2, [pc, #24]	; (8002078 <HAL_InitTick+0x5c>)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	e000      	b.n	8002068 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000000 	.word	0x20000000
 8002074:	20000008 	.word	0x20000008
 8002078:	20000004 	.word	0x20000004

0800207c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002080:	4b05      	ldr	r3, [pc, #20]	; (8002098 <HAL_IncTick+0x1c>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	461a      	mov	r2, r3
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_IncTick+0x20>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4413      	add	r3, r2
 800208c:	4a03      	ldr	r2, [pc, #12]	; (800209c <HAL_IncTick+0x20>)
 800208e:	6013      	str	r3, [r2, #0]
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000008 	.word	0x20000008
 800209c:	20000474 	.word	0x20000474

080020a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return uwTick;
 80020a4:	4b02      	ldr	r3, [pc, #8]	; (80020b0 <HAL_GetTick+0x10>)
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	20000474 	.word	0x20000474

080020b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020bc:	f7ff fff0 	bl	80020a0 <HAL_GetTick>
 80020c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020cc:	d005      	beq.n	80020da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ce:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <HAL_Delay+0x44>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020da:	bf00      	nop
 80020dc:	f7ff ffe0 	bl	80020a0 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d8f7      	bhi.n	80020dc <HAL_Delay+0x28>
  {
  }
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000008 	.word	0x20000008

080020fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002118:	4013      	ands	r3, r2
 800211a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800212e:	4a04      	ldr	r2, [pc, #16]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	60d3      	str	r3, [r2, #12]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002148:	4b04      	ldr	r3, [pc, #16]	; (800215c <__NVIC_GetPriorityGrouping+0x18>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	0a1b      	lsrs	r3, r3, #8
 800214e:	f003 0307 	and.w	r3, r3, #7
}
 8002152:	4618      	mov	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	2b00      	cmp	r3, #0
 8002170:	db0b      	blt.n	800218a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	f003 021f 	and.w	r2, r3, #31
 8002178:	4906      	ldr	r1, [pc, #24]	; (8002194 <__NVIC_EnableIRQ+0x34>)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	2001      	movs	r0, #1
 8002182:	fa00 f202 	lsl.w	r2, r0, r2
 8002186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800218a:	bf00      	nop
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr
 8002194:	e000e100 	.word	0xe000e100

08002198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	6039      	str	r1, [r7, #0]
 80021a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	db0a      	blt.n	80021c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	490c      	ldr	r1, [pc, #48]	; (80021e4 <__NVIC_SetPriority+0x4c>)
 80021b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b6:	0112      	lsls	r2, r2, #4
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	440b      	add	r3, r1
 80021bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021c0:	e00a      	b.n	80021d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4908      	ldr	r1, [pc, #32]	; (80021e8 <__NVIC_SetPriority+0x50>)
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	f003 030f 	and.w	r3, r3, #15
 80021ce:	3b04      	subs	r3, #4
 80021d0:	0112      	lsls	r2, r2, #4
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	440b      	add	r3, r1
 80021d6:	761a      	strb	r2, [r3, #24]
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	e000e100 	.word	0xe000e100
 80021e8:	e000ed00 	.word	0xe000ed00

080021ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b089      	sub	sp, #36	; 0x24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	f1c3 0307 	rsb	r3, r3, #7
 8002206:	2b04      	cmp	r3, #4
 8002208:	bf28      	it	cs
 800220a:	2304      	movcs	r3, #4
 800220c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3304      	adds	r3, #4
 8002212:	2b06      	cmp	r3, #6
 8002214:	d902      	bls.n	800221c <NVIC_EncodePriority+0x30>
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	3b03      	subs	r3, #3
 800221a:	e000      	b.n	800221e <NVIC_EncodePriority+0x32>
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002220:	f04f 32ff 	mov.w	r2, #4294967295
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43da      	mvns	r2, r3
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	401a      	ands	r2, r3
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002234:	f04f 31ff 	mov.w	r1, #4294967295
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	fa01 f303 	lsl.w	r3, r1, r3
 800223e:	43d9      	mvns	r1, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002244:	4313      	orrs	r3, r2
         );
}
 8002246:	4618      	mov	r0, r3
 8002248:	3724      	adds	r7, #36	; 0x24
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr

08002250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	3b01      	subs	r3, #1
 800225c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002260:	d301      	bcc.n	8002266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002262:	2301      	movs	r3, #1
 8002264:	e00f      	b.n	8002286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002266:	4a0a      	ldr	r2, [pc, #40]	; (8002290 <SysTick_Config+0x40>)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3b01      	subs	r3, #1
 800226c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800226e:	210f      	movs	r1, #15
 8002270:	f04f 30ff 	mov.w	r0, #4294967295
 8002274:	f7ff ff90 	bl	8002198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <SysTick_Config+0x40>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <SysTick_Config+0x40>)
 8002280:	2207      	movs	r2, #7
 8002282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	e000e010 	.word	0xe000e010

08002294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f7ff ff2d 	bl	80020fc <__NVIC_SetPriorityGrouping>
}
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b086      	sub	sp, #24
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	4603      	mov	r3, r0
 80022b2:	60b9      	str	r1, [r7, #8]
 80022b4:	607a      	str	r2, [r7, #4]
 80022b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022bc:	f7ff ff42 	bl	8002144 <__NVIC_GetPriorityGrouping>
 80022c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	68b9      	ldr	r1, [r7, #8]
 80022c6:	6978      	ldr	r0, [r7, #20]
 80022c8:	f7ff ff90 	bl	80021ec <NVIC_EncodePriority>
 80022cc:	4602      	mov	r2, r0
 80022ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022d2:	4611      	mov	r1, r2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff ff5f 	bl	8002198 <__NVIC_SetPriority>
}
 80022da:	bf00      	nop
 80022dc:	3718      	adds	r7, #24
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff ff35 	bl	8002160 <__NVIC_EnableIRQ>
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b082      	sub	sp, #8
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7ff ffa2 	bl	8002250 <SysTick_Config>
 800230c:	4603      	mov	r3, r0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e043      	b.n	80023b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <HAL_DMA_Init+0xa8>)
 8002336:	4413      	add	r3, r2
 8002338:	4a22      	ldr	r2, [pc, #136]	; (80023c4 <HAL_DMA_Init+0xac>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	009a      	lsls	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a1f      	ldr	r2, [pc, #124]	; (80023c8 <HAL_DMA_Init+0xb0>)
 800234a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002362:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002366:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002370:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002388:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	4313      	orrs	r3, r2
 8002394:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr
 80023c0:	bffdfff8 	.word	0xbffdfff8
 80023c4:	cccccccd 	.word	0xcccccccd
 80023c8:	40020000 	.word	0x40020000

080023cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	2300      	movs	r3, #0
 80023dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <HAL_DMA_Start_IT+0x20>
 80023e8:	2302      	movs	r3, #2
 80023ea:	e04b      	b.n	8002484 <HAL_DMA_Start_IT+0xb8>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d13a      	bne.n	8002476 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0201 	bic.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	68b9      	ldr	r1, [r7, #8]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f9eb 	bl	8002800 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242e:	2b00      	cmp	r3, #0
 8002430:	d008      	beq.n	8002444 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f042 020e 	orr.w	r2, r2, #14
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	e00f      	b.n	8002464 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0204 	bic.w	r2, r2, #4
 8002452:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 020a 	orr.w	r2, r2, #10
 8002462:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e005      	b.n	8002482 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800247e:	2302      	movs	r3, #2
 8002480:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002482:	7dfb      	ldrb	r3, [r7, #23]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d008      	beq.n	80024b6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2204      	movs	r2, #4
 80024a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e020      	b.n	80024f8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 020e 	bic.w	r2, r2, #14
 80024c4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0201 	bic.w	r2, r2, #1
 80024d4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024de:	2101      	movs	r1, #1
 80024e0:	fa01 f202 	lsl.w	r2, r1, r2
 80024e4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr
	...

08002504 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d005      	beq.n	8002528 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2204      	movs	r2, #4
 8002520:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]
 8002526:	e051      	b.n	80025cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 020e 	bic.w	r2, r2, #14
 8002536:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0201 	bic.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a22      	ldr	r2, [pc, #136]	; (80025d8 <HAL_DMA_Abort_IT+0xd4>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d029      	beq.n	80025a6 <HAL_DMA_Abort_IT+0xa2>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a21      	ldr	r2, [pc, #132]	; (80025dc <HAL_DMA_Abort_IT+0xd8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d022      	beq.n	80025a2 <HAL_DMA_Abort_IT+0x9e>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a1f      	ldr	r2, [pc, #124]	; (80025e0 <HAL_DMA_Abort_IT+0xdc>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d01a      	beq.n	800259c <HAL_DMA_Abort_IT+0x98>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a1e      	ldr	r2, [pc, #120]	; (80025e4 <HAL_DMA_Abort_IT+0xe0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d012      	beq.n	8002596 <HAL_DMA_Abort_IT+0x92>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a1c      	ldr	r2, [pc, #112]	; (80025e8 <HAL_DMA_Abort_IT+0xe4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d00a      	beq.n	8002590 <HAL_DMA_Abort_IT+0x8c>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a1b      	ldr	r2, [pc, #108]	; (80025ec <HAL_DMA_Abort_IT+0xe8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d102      	bne.n	800258a <HAL_DMA_Abort_IT+0x86>
 8002584:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002588:	e00e      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 800258a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800258e:	e00b      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 8002590:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002594:	e008      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 8002596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800259a:	e005      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 800259c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025a0:	e002      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 80025a2:	2310      	movs	r3, #16
 80025a4:	e000      	b.n	80025a8 <HAL_DMA_Abort_IT+0xa4>
 80025a6:	2301      	movs	r3, #1
 80025a8:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <HAL_DMA_Abort_IT+0xec>)
 80025aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	4798      	blx	r3
    } 
  }
  return status;
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40020008 	.word	0x40020008
 80025dc:	4002001c 	.word	0x4002001c
 80025e0:	40020030 	.word	0x40020030
 80025e4:	40020044 	.word	0x40020044
 80025e8:	40020058 	.word	0x40020058
 80025ec:	4002006c 	.word	0x4002006c
 80025f0:	40020000 	.word	0x40020000

080025f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	2204      	movs	r2, #4
 8002612:	409a      	lsls	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d04f      	beq.n	80026bc <HAL_DMA_IRQHandler+0xc8>
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f003 0304 	and.w	r3, r3, #4
 8002622:	2b00      	cmp	r3, #0
 8002624:	d04a      	beq.n	80026bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d107      	bne.n	8002644 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0204 	bic.w	r2, r2, #4
 8002642:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a66      	ldr	r2, [pc, #408]	; (80027e4 <HAL_DMA_IRQHandler+0x1f0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d029      	beq.n	80026a2 <HAL_DMA_IRQHandler+0xae>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <HAL_DMA_IRQHandler+0x1f4>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d022      	beq.n	800269e <HAL_DMA_IRQHandler+0xaa>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a63      	ldr	r2, [pc, #396]	; (80027ec <HAL_DMA_IRQHandler+0x1f8>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d01a      	beq.n	8002698 <HAL_DMA_IRQHandler+0xa4>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a62      	ldr	r2, [pc, #392]	; (80027f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d012      	beq.n	8002692 <HAL_DMA_IRQHandler+0x9e>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a60      	ldr	r2, [pc, #384]	; (80027f4 <HAL_DMA_IRQHandler+0x200>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d00a      	beq.n	800268c <HAL_DMA_IRQHandler+0x98>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5f      	ldr	r2, [pc, #380]	; (80027f8 <HAL_DMA_IRQHandler+0x204>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d102      	bne.n	8002686 <HAL_DMA_IRQHandler+0x92>
 8002680:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002684:	e00e      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 8002686:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800268a:	e00b      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 800268c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002690:	e008      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 8002692:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002696:	e005      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 8002698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800269c:	e002      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 800269e:	2340      	movs	r3, #64	; 0x40
 80026a0:	e000      	b.n	80026a4 <HAL_DMA_IRQHandler+0xb0>
 80026a2:	2304      	movs	r3, #4
 80026a4:	4a55      	ldr	r2, [pc, #340]	; (80027fc <HAL_DMA_IRQHandler+0x208>)
 80026a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f000 8094 	beq.w	80027da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80026ba:	e08e      	b.n	80027da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	2202      	movs	r2, #2
 80026c2:	409a      	lsls	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d056      	beq.n	800277a <HAL_DMA_IRQHandler+0x186>
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d051      	beq.n	800277a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0320 	and.w	r3, r3, #32
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10b      	bne.n	80026fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 020a 	bic.w	r2, r2, #10
 80026f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a38      	ldr	r2, [pc, #224]	; (80027e4 <HAL_DMA_IRQHandler+0x1f0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d029      	beq.n	800275a <HAL_DMA_IRQHandler+0x166>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a37      	ldr	r2, [pc, #220]	; (80027e8 <HAL_DMA_IRQHandler+0x1f4>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d022      	beq.n	8002756 <HAL_DMA_IRQHandler+0x162>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a35      	ldr	r2, [pc, #212]	; (80027ec <HAL_DMA_IRQHandler+0x1f8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d01a      	beq.n	8002750 <HAL_DMA_IRQHandler+0x15c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a34      	ldr	r2, [pc, #208]	; (80027f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d012      	beq.n	800274a <HAL_DMA_IRQHandler+0x156>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a32      	ldr	r2, [pc, #200]	; (80027f4 <HAL_DMA_IRQHandler+0x200>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d00a      	beq.n	8002744 <HAL_DMA_IRQHandler+0x150>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <HAL_DMA_IRQHandler+0x204>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d102      	bne.n	800273e <HAL_DMA_IRQHandler+0x14a>
 8002738:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800273c:	e00e      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 800273e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002742:	e00b      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 8002744:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002748:	e008      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 800274a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800274e:	e005      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 8002750:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002754:	e002      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 8002756:	2320      	movs	r3, #32
 8002758:	e000      	b.n	800275c <HAL_DMA_IRQHandler+0x168>
 800275a:	2302      	movs	r3, #2
 800275c:	4a27      	ldr	r2, [pc, #156]	; (80027fc <HAL_DMA_IRQHandler+0x208>)
 800275e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276c:	2b00      	cmp	r3, #0
 800276e:	d034      	beq.n	80027da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002778:	e02f      	b.n	80027da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	2208      	movs	r2, #8
 8002780:	409a      	lsls	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4013      	ands	r3, r2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d028      	beq.n	80027dc <HAL_DMA_IRQHandler+0x1e8>
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d023      	beq.n	80027dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 020e 	bic.w	r2, r2, #14
 80027a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ac:	2101      	movs	r1, #1
 80027ae:	fa01 f202 	lsl.w	r2, r1, r2
 80027b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d004      	beq.n	80027dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	4798      	blx	r3
    }
  }
  return;
 80027da:	bf00      	nop
 80027dc:	bf00      	nop
}
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40020008 	.word	0x40020008
 80027e8:	4002001c 	.word	0x4002001c
 80027ec:	40020030 	.word	0x40020030
 80027f0:	40020044 	.word	0x40020044
 80027f4:	40020058 	.word	0x40020058
 80027f8:	4002006c 	.word	0x4002006c
 80027fc:	40020000 	.word	0x40020000

08002800 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
 800280c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002816:	2101      	movs	r1, #1
 8002818:	fa01 f202 	lsl.w	r2, r1, r2
 800281c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	683a      	ldr	r2, [r7, #0]
 8002824:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b10      	cmp	r3, #16
 800282c:	d108      	bne.n	8002840 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800283e:	e007      	b.n	8002850 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	60da      	str	r2, [r3, #12]
}
 8002850:	bf00      	nop
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
	...

0800285c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800285c:	b480      	push	{r7}
 800285e:	b08b      	sub	sp, #44	; 0x2c
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286e:	e169      	b.n	8002b44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002870:	2201      	movs	r2, #1
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 8158 	bne.w	8002b3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a9a      	ldr	r2, [pc, #616]	; (8002afc <HAL_GPIO_Init+0x2a0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d05e      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 8002898:	4a98      	ldr	r2, [pc, #608]	; (8002afc <HAL_GPIO_Init+0x2a0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d875      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 800289e:	4a98      	ldr	r2, [pc, #608]	; (8002b00 <HAL_GPIO_Init+0x2a4>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d058      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028a4:	4a96      	ldr	r2, [pc, #600]	; (8002b00 <HAL_GPIO_Init+0x2a4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d86f      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028aa:	4a96      	ldr	r2, [pc, #600]	; (8002b04 <HAL_GPIO_Init+0x2a8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d052      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028b0:	4a94      	ldr	r2, [pc, #592]	; (8002b04 <HAL_GPIO_Init+0x2a8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d869      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028b6:	4a94      	ldr	r2, [pc, #592]	; (8002b08 <HAL_GPIO_Init+0x2ac>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d04c      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028bc:	4a92      	ldr	r2, [pc, #584]	; (8002b08 <HAL_GPIO_Init+0x2ac>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d863      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028c2:	4a92      	ldr	r2, [pc, #584]	; (8002b0c <HAL_GPIO_Init+0x2b0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d046      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028c8:	4a90      	ldr	r2, [pc, #576]	; (8002b0c <HAL_GPIO_Init+0x2b0>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d85d      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028ce:	2b12      	cmp	r3, #18
 80028d0:	d82a      	bhi.n	8002928 <HAL_GPIO_Init+0xcc>
 80028d2:	2b12      	cmp	r3, #18
 80028d4:	d859      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028d6:	a201      	add	r2, pc, #4	; (adr r2, 80028dc <HAL_GPIO_Init+0x80>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002957 	.word	0x08002957
 80028e0:	08002931 	.word	0x08002931
 80028e4:	08002943 	.word	0x08002943
 80028e8:	08002985 	.word	0x08002985
 80028ec:	0800298b 	.word	0x0800298b
 80028f0:	0800298b 	.word	0x0800298b
 80028f4:	0800298b 	.word	0x0800298b
 80028f8:	0800298b 	.word	0x0800298b
 80028fc:	0800298b 	.word	0x0800298b
 8002900:	0800298b 	.word	0x0800298b
 8002904:	0800298b 	.word	0x0800298b
 8002908:	0800298b 	.word	0x0800298b
 800290c:	0800298b 	.word	0x0800298b
 8002910:	0800298b 	.word	0x0800298b
 8002914:	0800298b 	.word	0x0800298b
 8002918:	0800298b 	.word	0x0800298b
 800291c:	0800298b 	.word	0x0800298b
 8002920:	08002939 	.word	0x08002939
 8002924:	0800294d 	.word	0x0800294d
 8002928:	4a79      	ldr	r2, [pc, #484]	; (8002b10 <HAL_GPIO_Init+0x2b4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800292e:	e02c      	b.n	800298a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	623b      	str	r3, [r7, #32]
          break;
 8002936:	e029      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	3304      	adds	r3, #4
 800293e:	623b      	str	r3, [r7, #32]
          break;
 8002940:	e024      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	3308      	adds	r3, #8
 8002948:	623b      	str	r3, [r7, #32]
          break;
 800294a:	e01f      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	330c      	adds	r3, #12
 8002952:	623b      	str	r3, [r7, #32]
          break;
 8002954:	e01a      	b.n	800298c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d102      	bne.n	8002964 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800295e:	2304      	movs	r3, #4
 8002960:	623b      	str	r3, [r7, #32]
          break;
 8002962:	e013      	b.n	800298c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d105      	bne.n	8002978 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800296c:	2308      	movs	r3, #8
 800296e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	611a      	str	r2, [r3, #16]
          break;
 8002976:	e009      	b.n	800298c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002978:	2308      	movs	r3, #8
 800297a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	615a      	str	r2, [r3, #20]
          break;
 8002982:	e003      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002984:	2300      	movs	r3, #0
 8002986:	623b      	str	r3, [r7, #32]
          break;
 8002988:	e000      	b.n	800298c <HAL_GPIO_Init+0x130>
          break;
 800298a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2bff      	cmp	r3, #255	; 0xff
 8002990:	d801      	bhi.n	8002996 <HAL_GPIO_Init+0x13a>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	e001      	b.n	800299a <HAL_GPIO_Init+0x13e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3304      	adds	r3, #4
 800299a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	2bff      	cmp	r3, #255	; 0xff
 80029a0:	d802      	bhi.n	80029a8 <HAL_GPIO_Init+0x14c>
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	e002      	b.n	80029ae <HAL_GPIO_Init+0x152>
 80029a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029aa:	3b08      	subs	r3, #8
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	210f      	movs	r1, #15
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	401a      	ands	r2, r3
 80029c0:	6a39      	ldr	r1, [r7, #32]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	fa01 f303 	lsl.w	r3, r1, r3
 80029c8:	431a      	orrs	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80b1 	beq.w	8002b3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029dc:	4b4d      	ldr	r3, [pc, #308]	; (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a4c      	ldr	r2, [pc, #304]	; (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b4a      	ldr	r3, [pc, #296]	; (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029f4:	4a48      	ldr	r2, [pc, #288]	; (8002b18 <HAL_GPIO_Init+0x2bc>)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	089b      	lsrs	r3, r3, #2
 80029fa:	3302      	adds	r3, #2
 80029fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	220f      	movs	r2, #15
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a40      	ldr	r2, [pc, #256]	; (8002b1c <HAL_GPIO_Init+0x2c0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d013      	beq.n	8002a48 <HAL_GPIO_Init+0x1ec>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a3f      	ldr	r2, [pc, #252]	; (8002b20 <HAL_GPIO_Init+0x2c4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d00d      	beq.n	8002a44 <HAL_GPIO_Init+0x1e8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3e      	ldr	r2, [pc, #248]	; (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d007      	beq.n	8002a40 <HAL_GPIO_Init+0x1e4>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a3d      	ldr	r2, [pc, #244]	; (8002b28 <HAL_GPIO_Init+0x2cc>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_GPIO_Init+0x1e0>
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e006      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	e004      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e002      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a4c:	f002 0203 	and.w	r2, r2, #3
 8002a50:	0092      	lsls	r2, r2, #2
 8002a52:	4093      	lsls	r3, r2
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a5a:	492f      	ldr	r1, [pc, #188]	; (8002b18 <HAL_GPIO_Init+0x2bc>)
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	089b      	lsrs	r3, r3, #2
 8002a60:	3302      	adds	r3, #2
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d006      	beq.n	8002a82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a74:	4b2d      	ldr	r3, [pc, #180]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	492c      	ldr	r1, [pc, #176]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	608b      	str	r3, [r1, #8]
 8002a80:	e006      	b.n	8002a90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a82:	4b2a      	ldr	r3, [pc, #168]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	4928      	ldr	r1, [pc, #160]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d006      	beq.n	8002aaa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a9c:	4b23      	ldr	r3, [pc, #140]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	4922      	ldr	r1, [pc, #136]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	60cb      	str	r3, [r1, #12]
 8002aa8:	e006      	b.n	8002ab8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002aaa:	4b20      	ldr	r3, [pc, #128]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	491e      	ldr	r1, [pc, #120]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d006      	beq.n	8002ad2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ac4:	4b19      	ldr	r3, [pc, #100]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4918      	ldr	r1, [pc, #96]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ad2:	4b16      	ldr	r3, [pc, #88]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	4914      	ldr	r1, [pc, #80]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d021      	beq.n	8002b30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002aec:	4b0f      	ldr	r3, [pc, #60]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	490e      	ldr	r1, [pc, #56]	; (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]
 8002af8:	e021      	b.n	8002b3e <HAL_GPIO_Init+0x2e2>
 8002afa:	bf00      	nop
 8002afc:	10320000 	.word	0x10320000
 8002b00:	10310000 	.word	0x10310000
 8002b04:	10220000 	.word	0x10220000
 8002b08:	10210000 	.word	0x10210000
 8002b0c:	10120000 	.word	0x10120000
 8002b10:	10110000 	.word	0x10110000
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40010000 	.word	0x40010000
 8002b1c:	40010800 	.word	0x40010800
 8002b20:	40010c00 	.word	0x40010c00
 8002b24:	40011000 	.word	0x40011000
 8002b28:	40011400 	.word	0x40011400
 8002b2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b30:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <HAL_GPIO_Init+0x304>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	4909      	ldr	r1, [pc, #36]	; (8002b60 <HAL_GPIO_Init+0x304>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	3301      	adds	r3, #1
 8002b42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f47f ae8e 	bne.w	8002870 <HAL_GPIO_Init+0x14>
  }
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	372c      	adds	r7, #44	; 0x2c
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40010400 	.word	0x40010400

08002b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e12b      	b.n	8002dce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fe ffac 	bl	8001ae8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2224      	movs	r2, #36	; 0x24
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bc8:	f001 fbc8 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 8002bcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4a81      	ldr	r2, [pc, #516]	; (8002dd8 <HAL_I2C_Init+0x274>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d807      	bhi.n	8002be8 <HAL_I2C_Init+0x84>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a80      	ldr	r2, [pc, #512]	; (8002ddc <HAL_I2C_Init+0x278>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	bf94      	ite	ls
 8002be0:	2301      	movls	r3, #1
 8002be2:	2300      	movhi	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	e006      	b.n	8002bf6 <HAL_I2C_Init+0x92>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4a7d      	ldr	r2, [pc, #500]	; (8002de0 <HAL_I2C_Init+0x27c>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	bf94      	ite	ls
 8002bf0:	2301      	movls	r3, #1
 8002bf2:	2300      	movhi	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e0e7      	b.n	8002dce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4a78      	ldr	r2, [pc, #480]	; (8002de4 <HAL_I2C_Init+0x280>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	0c9b      	lsrs	r3, r3, #18
 8002c08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	4a6a      	ldr	r2, [pc, #424]	; (8002dd8 <HAL_I2C_Init+0x274>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d802      	bhi.n	8002c38 <HAL_I2C_Init+0xd4>
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	3301      	adds	r3, #1
 8002c36:	e009      	b.n	8002c4c <HAL_I2C_Init+0xe8>
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c3e:	fb02 f303 	mul.w	r3, r2, r3
 8002c42:	4a69      	ldr	r2, [pc, #420]	; (8002de8 <HAL_I2C_Init+0x284>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	099b      	lsrs	r3, r3, #6
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	430b      	orrs	r3, r1
 8002c52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	495c      	ldr	r1, [pc, #368]	; (8002dd8 <HAL_I2C_Init+0x274>)
 8002c68:	428b      	cmp	r3, r1
 8002c6a:	d819      	bhi.n	8002ca0 <HAL_I2C_Init+0x13c>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e59      	subs	r1, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c7a:	1c59      	adds	r1, r3, #1
 8002c7c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002c80:	400b      	ands	r3, r1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_I2C_Init+0x138>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	1e59      	subs	r1, r3, #1
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9a:	e051      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002c9c:	2304      	movs	r3, #4
 8002c9e:	e04f      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d111      	bne.n	8002ccc <HAL_I2C_Init+0x168>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1e58      	subs	r0, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6859      	ldr	r1, [r3, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	440b      	add	r3, r1
 8002cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	e012      	b.n	8002cf2 <HAL_I2C_Init+0x18e>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1e58      	subs	r0, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6859      	ldr	r1, [r3, #4]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	0099      	lsls	r1, r3, #2
 8002cdc:	440b      	add	r3, r1
 8002cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf0c      	ite	eq
 8002cec:	2301      	moveq	r3, #1
 8002cee:	2300      	movne	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <HAL_I2C_Init+0x196>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e022      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10e      	bne.n	8002d20 <HAL_I2C_Init+0x1bc>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	1e58      	subs	r0, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6859      	ldr	r1, [r3, #4]
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	440b      	add	r3, r1
 8002d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d14:	3301      	adds	r3, #1
 8002d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d1e:	e00f      	b.n	8002d40 <HAL_I2C_Init+0x1dc>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	1e58      	subs	r0, r3, #1
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6859      	ldr	r1, [r3, #4]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	0099      	lsls	r1, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d36:	3301      	adds	r3, #1
 8002d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	6809      	ldr	r1, [r1, #0]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69da      	ldr	r2, [r3, #28]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d6e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6911      	ldr	r1, [r2, #16]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	68d2      	ldr	r2, [r2, #12]
 8002d7a:	4311      	orrs	r1, r2
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	6812      	ldr	r2, [r2, #0]
 8002d80:	430b      	orrs	r3, r1
 8002d82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	000186a0 	.word	0x000186a0
 8002ddc:	001e847f 	.word	0x001e847f
 8002de0:	003d08ff 	.word	0x003d08ff
 8002de4:	431bde83 	.word	0x431bde83
 8002de8:	10624dd3 	.word	0x10624dd3

08002dec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b088      	sub	sp, #32
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	461a      	mov	r2, r3
 8002df8:	460b      	mov	r3, r1
 8002dfa:	817b      	strh	r3, [r7, #10]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff f94e 	bl	80020a0 <HAL_GetTick>
 8002e04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	f040 80e0 	bne.w	8002fd4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	2319      	movs	r3, #25
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4970      	ldr	r1, [pc, #448]	; (8002fe0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 fc9e 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e0d3      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_I2C_Master_Transmit+0x50>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e0cc      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d007      	beq.n	8002e62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f042 0201 	orr.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2221      	movs	r2, #33	; 0x21
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	893a      	ldrh	r2, [r7, #8]
 8002e92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4a50      	ldr	r2, [pc, #320]	; (8002fe4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ea2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ea4:	8979      	ldrh	r1, [r7, #10]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	6a3a      	ldr	r2, [r7, #32]
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fb08 	bl	80034c0 <I2C_MasterRequestWrite>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e08d      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ed0:	e066      	b.n	8002fa0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	6a39      	ldr	r1, [r7, #32]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fd5c 	bl	8003994 <I2C_WaitOnTXEFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00d      	beq.n	8002efe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d107      	bne.n	8002efa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e06b      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d11b      	bne.n	8002f74 <HAL_I2C_Master_Transmit+0x188>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d017      	beq.n	8002f74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f48:	781a      	ldrb	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	3b01      	subs	r3, #1
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	6a39      	ldr	r1, [r7, #32]
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f000 fd53 	bl	8003a24 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00d      	beq.n	8002fa0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d107      	bne.n	8002f9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e01a      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d194      	bne.n	8002ed2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e000      	b.n	8002fd6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002fd4:	2302      	movs	r3, #2
  }
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	00100002 	.word	0x00100002
 8002fe4:	ffff0000 	.word	0xffff0000

08002fe8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08c      	sub	sp, #48	; 0x30
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	817b      	strh	r3, [r7, #10]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003000:	f7ff f84e 	bl	80020a0 <HAL_GetTick>
 8003004:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b20      	cmp	r3, #32
 8003010:	f040 824b 	bne.w	80034aa <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2319      	movs	r3, #25
 800301a:	2201      	movs	r2, #1
 800301c:	497f      	ldr	r1, [pc, #508]	; (800321c <HAL_I2C_Master_Receive+0x234>)
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 fb9e 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800302a:	2302      	movs	r3, #2
 800302c:	e23e      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_I2C_Master_Receive+0x54>
 8003038:	2302      	movs	r3, #2
 800303a:	e237      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b01      	cmp	r3, #1
 8003050:	d007      	beq.n	8003062 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0201 	orr.w	r2, r2, #1
 8003060:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003070:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2222      	movs	r2, #34	; 0x22
 8003076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2210      	movs	r2, #16
 800307e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a5f      	ldr	r2, [pc, #380]	; (8003220 <HAL_I2C_Master_Receive+0x238>)
 80030a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030a4:	8979      	ldrh	r1, [r7, #10]
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 fa8a 	bl	80035c4 <I2C_MasterRequestRead>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e1f8      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d113      	bne.n	80030ea <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c2:	2300      	movs	r3, #0
 80030c4:	61fb      	str	r3, [r7, #28]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	61fb      	str	r3, [r7, #28]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	61fb      	str	r3, [r7, #28]
 80030d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	e1cc      	b.n	8003484 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d11e      	bne.n	8003130 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003100:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003102:	b672      	cpsid	i
}
 8003104:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003106:	2300      	movs	r3, #0
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	61bb      	str	r3, [r7, #24]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	61bb      	str	r3, [r7, #24]
 800311a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800312a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800312c:	b662      	cpsie	i
}
 800312e:	e035      	b.n	800319c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003134:	2b02      	cmp	r3, #2
 8003136:	d11e      	bne.n	8003176 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003146:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003148:	b672      	cpsid	i
}
 800314a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003170:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003172:	b662      	cpsie	i
}
 8003174:	e012      	b.n	800319c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003184:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800319c:	e172      	b.n	8003484 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a2:	2b03      	cmp	r3, #3
 80031a4:	f200 811f 	bhi.w	80033e6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d123      	bne.n	80031f8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 fc7d 	bl	8003ab4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e173      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691a      	ldr	r2, [r3, #16]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	3b01      	subs	r3, #1
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031f6:	e145      	b.n	8003484 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d152      	bne.n	80032a6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003206:	2200      	movs	r2, #0
 8003208:	4906      	ldr	r1, [pc, #24]	; (8003224 <HAL_I2C_Master_Receive+0x23c>)
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 faa8 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e148      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
 800321a:	bf00      	nop
 800321c:	00100002 	.word	0x00100002
 8003220:	ffff0000 	.word	0xffff0000
 8003224:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003228:	b672      	cpsid	i
}
 800322a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800323a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691a      	ldr	r2, [r3, #16]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800326e:	b662      	cpsie	i
}
 8003270:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329a:	b29b      	uxth	r3, r3
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032a4:	e0ee      	b.n	8003484 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ac:	2200      	movs	r2, #0
 80032ae:	4981      	ldr	r1, [pc, #516]	; (80034b4 <HAL_I2C_Master_Receive+0x4cc>)
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f000 fa55 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0f5      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032d0:	b672      	cpsid	i
}
 80032d2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003306:	4b6c      	ldr	r3, [pc, #432]	; (80034b8 <HAL_I2C_Master_Receive+0x4d0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	08db      	lsrs	r3, r3, #3
 800330c:	4a6b      	ldr	r2, [pc, #428]	; (80034bc <HAL_I2C_Master_Receive+0x4d4>)
 800330e:	fba2 2303 	umull	r2, r3, r2, r3
 8003312:	0a1a      	lsrs	r2, r3, #8
 8003314:	4613      	mov	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	00da      	lsls	r2, r3, #3
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	3b01      	subs	r3, #1
 8003324:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003326:	6a3b      	ldr	r3, [r7, #32]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d118      	bne.n	800335e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2220      	movs	r2, #32
 8003336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	f043 0220 	orr.w	r2, r3, #32
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800334e:	b662      	cpsie	i
}
 8003350:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e0a6      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b04      	cmp	r3, #4
 800336a:	d1d9      	bne.n	8003320 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338e:	1c5a      	adds	r2, r3, #1
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003398:	3b01      	subs	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80033ae:	b662      	cpsie	i
}
 80033b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033e4:	e04e      	b.n	8003484 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fb62 	bl	8003ab4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e058      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	d124      	bne.n	8003484 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800343e:	2b03      	cmp	r3, #3
 8003440:	d107      	bne.n	8003452 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003450:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	691a      	ldr	r2, [r3, #16]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800347a:	b29b      	uxth	r3, r3
 800347c:	3b01      	subs	r3, #1
 800347e:	b29a      	uxth	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003488:	2b00      	cmp	r3, #0
 800348a:	f47f ae88 	bne.w	800319e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e000      	b.n	80034ac <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
  }
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3728      	adds	r7, #40	; 0x28
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	00010004 	.word	0x00010004
 80034b8:	20000000 	.word	0x20000000
 80034bc:	14f8b589 	.word	0x14f8b589

080034c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	607a      	str	r2, [r7, #4]
 80034ca:	603b      	str	r3, [r7, #0]
 80034cc:	460b      	mov	r3, r1
 80034ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d006      	beq.n	80034ea <I2C_MasterRequestWrite+0x2a>
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d003      	beq.n	80034ea <I2C_MasterRequestWrite+0x2a>
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80034e8:	d108      	bne.n	80034fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e00b      	b.n	8003514 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	2b12      	cmp	r3, #18
 8003502:	d107      	bne.n	8003514 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003512:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 f91d 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00d      	beq.n	8003548 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800353a:	d103      	bne.n	8003544 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003542:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e035      	b.n	80035b4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003550:	d108      	bne.n	8003564 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003552:	897b      	ldrh	r3, [r7, #10]
 8003554:	b2db      	uxtb	r3, r3
 8003556:	461a      	mov	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003560:	611a      	str	r2, [r3, #16]
 8003562:	e01b      	b.n	800359c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003564:	897b      	ldrh	r3, [r7, #10]
 8003566:	11db      	asrs	r3, r3, #7
 8003568:	b2db      	uxtb	r3, r3
 800356a:	f003 0306 	and.w	r3, r3, #6
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f063 030f 	orn	r3, r3, #15
 8003574:	b2da      	uxtb	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	490e      	ldr	r1, [pc, #56]	; (80035bc <I2C_MasterRequestWrite+0xfc>)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f966 	bl	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e010      	b.n	80035b4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003592:	897b      	ldrh	r3, [r7, #10]
 8003594:	b2da      	uxtb	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4907      	ldr	r1, [pc, #28]	; (80035c0 <I2C_MasterRequestWrite+0x100>)
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f000 f956 	bl	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	00010008 	.word	0x00010008
 80035c0:	00010002 	.word	0x00010002

080035c4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	607a      	str	r2, [r7, #4]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	460b      	mov	r3, r1
 80035d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035e8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d006      	beq.n	80035fe <I2C_MasterRequestRead+0x3a>
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d003      	beq.n	80035fe <I2C_MasterRequestRead+0x3a>
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035fc:	d108      	bne.n	8003610 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	e00b      	b.n	8003628 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	2b11      	cmp	r3, #17
 8003616:	d107      	bne.n	8003628 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003626:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 f893 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00d      	beq.n	800365c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800364e:	d103      	bne.n	8003658 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003656:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e079      	b.n	8003750 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003664:	d108      	bne.n	8003678 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003666:	897b      	ldrh	r3, [r7, #10]
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f043 0301 	orr.w	r3, r3, #1
 800366e:	b2da      	uxtb	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	611a      	str	r2, [r3, #16]
 8003676:	e05f      	b.n	8003738 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003678:	897b      	ldrh	r3, [r7, #10]
 800367a:	11db      	asrs	r3, r3, #7
 800367c:	b2db      	uxtb	r3, r3
 800367e:	f003 0306 	and.w	r3, r3, #6
 8003682:	b2db      	uxtb	r3, r3
 8003684:	f063 030f 	orn	r3, r3, #15
 8003688:	b2da      	uxtb	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	4930      	ldr	r1, [pc, #192]	; (8003758 <I2C_MasterRequestRead+0x194>)
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f8dc 	bl	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e054      	b.n	8003750 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036a6:	897b      	ldrh	r3, [r7, #10]
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4929      	ldr	r1, [pc, #164]	; (800375c <I2C_MasterRequestRead+0x198>)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 f8cc 	bl	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e044      	b.n	8003750 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	613b      	str	r3, [r7, #16]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	613b      	str	r3, [r7, #16]
 80036da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f831 	bl	8003760 <I2C_WaitOnFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00d      	beq.n	8003720 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800370e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003712:	d103      	bne.n	800371c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f44f 7200 	mov.w	r2, #512	; 0x200
 800371a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e017      	b.n	8003750 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003720:	897b      	ldrh	r3, [r7, #10]
 8003722:	11db      	asrs	r3, r3, #7
 8003724:	b2db      	uxtb	r3, r3
 8003726:	f003 0306 	and.w	r3, r3, #6
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f063 030e 	orn	r3, r3, #14
 8003730:	b2da      	uxtb	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	4907      	ldr	r1, [pc, #28]	; (800375c <I2C_MasterRequestRead+0x198>)
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f888 	bl	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3718      	adds	r7, #24
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	00010008 	.word	0x00010008
 800375c:	00010002 	.word	0x00010002

08003760 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	603b      	str	r3, [r7, #0]
 800376c:	4613      	mov	r3, r2
 800376e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003770:	e048      	b.n	8003804 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003778:	d044      	beq.n	8003804 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800377a:	f7fe fc91 	bl	80020a0 <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d302      	bcc.n	8003790 <I2C_WaitOnFlagUntilTimeout+0x30>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d139      	bne.n	8003804 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	0c1b      	lsrs	r3, r3, #16
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b01      	cmp	r3, #1
 8003798:	d10d      	bne.n	80037b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	43da      	mvns	r2, r3
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	4013      	ands	r3, r2
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	bf0c      	ite	eq
 80037ac:	2301      	moveq	r3, #1
 80037ae:	2300      	movne	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	461a      	mov	r2, r3
 80037b4:	e00c      	b.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	43da      	mvns	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4013      	ands	r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	461a      	mov	r2, r3
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d116      	bne.n	8003804 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2220      	movs	r2, #32
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f0:	f043 0220 	orr.w	r2, r3, #32
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e023      	b.n	800384c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	0c1b      	lsrs	r3, r3, #16
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b01      	cmp	r3, #1
 800380c:	d10d      	bne.n	800382a <I2C_WaitOnFlagUntilTimeout+0xca>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	43da      	mvns	r2, r3
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	4013      	ands	r3, r2
 800381a:	b29b      	uxth	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	bf0c      	ite	eq
 8003820:	2301      	moveq	r3, #1
 8003822:	2300      	movne	r3, #0
 8003824:	b2db      	uxtb	r3, r3
 8003826:	461a      	mov	r2, r3
 8003828:	e00c      	b.n	8003844 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	43da      	mvns	r2, r3
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	4013      	ands	r3, r2
 8003836:	b29b      	uxth	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	bf0c      	ite	eq
 800383c:	2301      	moveq	r3, #1
 800383e:	2300      	movne	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	461a      	mov	r2, r3
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	429a      	cmp	r2, r3
 8003848:	d093      	beq.n	8003772 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
 8003860:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003862:	e071      	b.n	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800386e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003872:	d123      	bne.n	80038bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003882:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800388c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	f043 0204 	orr.w	r2, r3, #4
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e067      	b.n	800398c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c2:	d041      	beq.n	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c4:	f7fe fbec 	bl	80020a0 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d302      	bcc.n	80038da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d136      	bne.n	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	0c1b      	lsrs	r3, r3, #16
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d10c      	bne.n	80038fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	43da      	mvns	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	4013      	ands	r3, r2
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	e00b      	b.n	8003916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	699b      	ldr	r3, [r3, #24]
 8003904:	43da      	mvns	r2, r3
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	4013      	ands	r3, r2
 800390a:	b29b      	uxth	r3, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	d016      	beq.n	8003948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003934:	f043 0220 	orr.w	r2, r3, #32
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e021      	b.n	800398c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	0c1b      	lsrs	r3, r3, #16
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b01      	cmp	r3, #1
 8003950:	d10c      	bne.n	800396c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	695b      	ldr	r3, [r3, #20]
 8003958:	43da      	mvns	r2, r3
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	4013      	ands	r3, r2
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	bf14      	ite	ne
 8003964:	2301      	movne	r3, #1
 8003966:	2300      	moveq	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e00b      	b.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	43da      	mvns	r2, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	4013      	ands	r3, r2
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	bf14      	ite	ne
 800397e:	2301      	movne	r3, #1
 8003980:	2300      	moveq	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	f47f af6d 	bne.w	8003864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039a0:	e034      	b.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f8e3 	bl	8003b6e <I2C_IsAcknowledgeFailed>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e034      	b.n	8003a1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b8:	d028      	beq.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ba:	f7fe fb71 	bl	80020a0 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	68ba      	ldr	r2, [r7, #8]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d302      	bcc.n	80039d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d11d      	bne.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039da:	2b80      	cmp	r3, #128	; 0x80
 80039dc:	d016      	beq.n	8003a0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e007      	b.n	8003a1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a16:	2b80      	cmp	r3, #128	; 0x80
 8003a18:	d1c3      	bne.n	80039a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a30:	e034      	b.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f89b 	bl	8003b6e <I2C_IsAcknowledgeFailed>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e034      	b.n	8003aac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a48:	d028      	beq.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4a:	f7fe fb29 	bl	80020a0 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d302      	bcc.n	8003a60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d11d      	bne.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d016      	beq.n	8003a9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e007      	b.n	8003aac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d1c3      	bne.n	8003a32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ac0:	e049      	b.n	8003b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b10      	cmp	r3, #16
 8003ace:	d119      	bne.n	8003b04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0210 	mvn.w	r2, #16
 8003ad8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e030      	b.n	8003b66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b04:	f7fe facc 	bl	80020a0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d302      	bcc.n	8003b1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d11d      	bne.n	8003b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b24:	2b40      	cmp	r3, #64	; 0x40
 8003b26:	d016      	beq.n	8003b56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2220      	movs	r2, #32
 8003b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	f043 0220 	orr.w	r2, r3, #32
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e007      	b.n	8003b66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b60:	2b40      	cmp	r3, #64	; 0x40
 8003b62:	d1ae      	bne.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b84:	d11b      	bne.n	8003bbe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b8e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	f043 0204 	orr.w	r2, r3, #4
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e000      	b.n	8003bc0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc80      	pop	{r7}
 8003bc8:	4770      	bx	lr
	...

08003bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e26c      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 8087 	beq.w	8003cfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bec:	4b92      	ldr	r3, [pc, #584]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 030c 	and.w	r3, r3, #12
 8003bf4:	2b04      	cmp	r3, #4
 8003bf6:	d00c      	beq.n	8003c12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bf8:	4b8f      	ldr	r3, [pc, #572]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f003 030c 	and.w	r3, r3, #12
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d112      	bne.n	8003c2a <HAL_RCC_OscConfig+0x5e>
 8003c04:	4b8c      	ldr	r3, [pc, #560]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c10:	d10b      	bne.n	8003c2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c12:	4b89      	ldr	r3, [pc, #548]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d06c      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x12c>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d168      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e246      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c32:	d106      	bne.n	8003c42 <HAL_RCC_OscConfig+0x76>
 8003c34:	4b80      	ldr	r3, [pc, #512]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a7f      	ldr	r2, [pc, #508]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c3e:	6013      	str	r3, [r2, #0]
 8003c40:	e02e      	b.n	8003ca0 <HAL_RCC_OscConfig+0xd4>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10c      	bne.n	8003c64 <HAL_RCC_OscConfig+0x98>
 8003c4a:	4b7b      	ldr	r3, [pc, #492]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a7a      	ldr	r2, [pc, #488]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	4b78      	ldr	r3, [pc, #480]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a77      	ldr	r2, [pc, #476]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	e01d      	b.n	8003ca0 <HAL_RCC_OscConfig+0xd4>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c6c:	d10c      	bne.n	8003c88 <HAL_RCC_OscConfig+0xbc>
 8003c6e:	4b72      	ldr	r3, [pc, #456]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a71      	ldr	r2, [pc, #452]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c78:	6013      	str	r3, [r2, #0]
 8003c7a:	4b6f      	ldr	r3, [pc, #444]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a6e      	ldr	r2, [pc, #440]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	e00b      	b.n	8003ca0 <HAL_RCC_OscConfig+0xd4>
 8003c88:	4b6b      	ldr	r3, [pc, #428]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a6a      	ldr	r2, [pc, #424]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	4b68      	ldr	r3, [pc, #416]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a67      	ldr	r2, [pc, #412]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d013      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca8:	f7fe f9fa 	bl	80020a0 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb0:	f7fe f9f6 	bl	80020a0 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b64      	cmp	r3, #100	; 0x64
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e1fa      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cc2:	4b5d      	ldr	r3, [pc, #372]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCC_OscConfig+0xe4>
 8003cce:	e014      	b.n	8003cfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd0:	f7fe f9e6 	bl	80020a0 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd8:	f7fe f9e2 	bl	80020a0 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b64      	cmp	r3, #100	; 0x64
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e1e6      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cea:	4b53      	ldr	r3, [pc, #332]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x10c>
 8003cf6:	e000      	b.n	8003cfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d063      	beq.n	8003dce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d06:	4b4c      	ldr	r3, [pc, #304]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f003 030c 	and.w	r3, r3, #12
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003d12:	4b49      	ldr	r3, [pc, #292]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	d11c      	bne.n	8003d58 <HAL_RCC_OscConfig+0x18c>
 8003d1e:	4b46      	ldr	r3, [pc, #280]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d116      	bne.n	8003d58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d2a:	4b43      	ldr	r3, [pc, #268]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <HAL_RCC_OscConfig+0x176>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d001      	beq.n	8003d42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e1ba      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d42:	4b3d      	ldr	r3, [pc, #244]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	00db      	lsls	r3, r3, #3
 8003d50:	4939      	ldr	r1, [pc, #228]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d56:	e03a      	b.n	8003dce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d020      	beq.n	8003da2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d60:	4b36      	ldr	r3, [pc, #216]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fe f99b 	bl	80020a0 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6e:	f7fe f997 	bl	80020a0 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e19b      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d80:	4b2d      	ldr	r3, [pc, #180]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d8c:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	00db      	lsls	r3, r3, #3
 8003d9a:	4927      	ldr	r1, [pc, #156]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	600b      	str	r3, [r1, #0]
 8003da0:	e015      	b.n	8003dce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003da2:	4b26      	ldr	r3, [pc, #152]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da8:	f7fe f97a 	bl	80020a0 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db0:	f7fe f976 	bl	80020a0 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e17a      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc2:	4b1d      	ldr	r3, [pc, #116]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f0      	bne.n	8003db0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d03a      	beq.n	8003e50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d019      	beq.n	8003e16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003de2:	4b17      	ldr	r3, [pc, #92]	; (8003e40 <HAL_RCC_OscConfig+0x274>)
 8003de4:	2201      	movs	r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de8:	f7fe f95a 	bl	80020a0 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df0:	f7fe f956 	bl	80020a0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e15a      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e02:	4b0d      	ldr	r3, [pc, #52]	; (8003e38 <HAL_RCC_OscConfig+0x26c>)
 8003e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e0e:	2001      	movs	r0, #1
 8003e10:	f000 facc 	bl	80043ac <RCC_Delay>
 8003e14:	e01c      	b.n	8003e50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e16:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <HAL_RCC_OscConfig+0x274>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e1c:	f7fe f940 	bl	80020a0 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e22:	e00f      	b.n	8003e44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e24:	f7fe f93c 	bl	80020a0 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d908      	bls.n	8003e44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e140      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
 8003e36:	bf00      	nop
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	42420000 	.word	0x42420000
 8003e40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e44:	4b9e      	ldr	r3, [pc, #632]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1e9      	bne.n	8003e24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 80a6 	beq.w	8003faa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e62:	4b97      	ldr	r3, [pc, #604]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10d      	bne.n	8003e8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	4b94      	ldr	r3, [pc, #592]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	4a93      	ldr	r2, [pc, #588]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e78:	61d3      	str	r3, [r2, #28]
 8003e7a:	4b91      	ldr	r3, [pc, #580]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e86:	2301      	movs	r3, #1
 8003e88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8a:	4b8e      	ldr	r3, [pc, #568]	; (80040c4 <HAL_RCC_OscConfig+0x4f8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d118      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e96:	4b8b      	ldr	r3, [pc, #556]	; (80040c4 <HAL_RCC_OscConfig+0x4f8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a8a      	ldr	r2, [pc, #552]	; (80040c4 <HAL_RCC_OscConfig+0x4f8>)
 8003e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea2:	f7fe f8fd 	bl	80020a0 <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eaa:	f7fe f8f9 	bl	80020a0 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b64      	cmp	r3, #100	; 0x64
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e0fd      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebc:	4b81      	ldr	r3, [pc, #516]	; (80040c4 <HAL_RCC_OscConfig+0x4f8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0f0      	beq.n	8003eaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d106      	bne.n	8003ede <HAL_RCC_OscConfig+0x312>
 8003ed0:	4b7b      	ldr	r3, [pc, #492]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	4a7a      	ldr	r2, [pc, #488]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	6213      	str	r3, [r2, #32]
 8003edc:	e02d      	b.n	8003f3a <HAL_RCC_OscConfig+0x36e>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCC_OscConfig+0x334>
 8003ee6:	4b76      	ldr	r3, [pc, #472]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	4a75      	ldr	r2, [pc, #468]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003eec:	f023 0301 	bic.w	r3, r3, #1
 8003ef0:	6213      	str	r3, [r2, #32]
 8003ef2:	4b73      	ldr	r3, [pc, #460]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	4a72      	ldr	r2, [pc, #456]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003ef8:	f023 0304 	bic.w	r3, r3, #4
 8003efc:	6213      	str	r3, [r2, #32]
 8003efe:	e01c      	b.n	8003f3a <HAL_RCC_OscConfig+0x36e>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	2b05      	cmp	r3, #5
 8003f06:	d10c      	bne.n	8003f22 <HAL_RCC_OscConfig+0x356>
 8003f08:	4b6d      	ldr	r3, [pc, #436]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	4a6c      	ldr	r2, [pc, #432]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f0e:	f043 0304 	orr.w	r3, r3, #4
 8003f12:	6213      	str	r3, [r2, #32]
 8003f14:	4b6a      	ldr	r3, [pc, #424]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	4a69      	ldr	r2, [pc, #420]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	6213      	str	r3, [r2, #32]
 8003f20:	e00b      	b.n	8003f3a <HAL_RCC_OscConfig+0x36e>
 8003f22:	4b67      	ldr	r3, [pc, #412]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	4a66      	ldr	r2, [pc, #408]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f28:	f023 0301 	bic.w	r3, r3, #1
 8003f2c:	6213      	str	r3, [r2, #32]
 8003f2e:	4b64      	ldr	r3, [pc, #400]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	4a63      	ldr	r2, [pc, #396]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f34:	f023 0304 	bic.w	r3, r3, #4
 8003f38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d015      	beq.n	8003f6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f42:	f7fe f8ad 	bl	80020a0 <HAL_GetTick>
 8003f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f48:	e00a      	b.n	8003f60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4a:	f7fe f8a9 	bl	80020a0 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e0ab      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f60:	4b57      	ldr	r3, [pc, #348]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d0ee      	beq.n	8003f4a <HAL_RCC_OscConfig+0x37e>
 8003f6c:	e014      	b.n	8003f98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6e:	f7fe f897 	bl	80020a0 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f74:	e00a      	b.n	8003f8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f76:	f7fe f893 	bl	80020a0 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e095      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f8c:	4b4c      	ldr	r3, [pc, #304]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ee      	bne.n	8003f76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d105      	bne.n	8003faa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9e:	4b48      	ldr	r3, [pc, #288]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	4a47      	ldr	r2, [pc, #284]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fa8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 8081 	beq.w	80040b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fb4:	4b42      	ldr	r3, [pc, #264]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 030c 	and.w	r3, r3, #12
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d061      	beq.n	8004084 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d146      	bne.n	8004056 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc8:	4b3f      	ldr	r3, [pc, #252]	; (80040c8 <HAL_RCC_OscConfig+0x4fc>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fce:	f7fe f867 	bl	80020a0 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd6:	f7fe f863 	bl	80020a0 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e067      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fe8:	4b35      	ldr	r3, [pc, #212]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffc:	d108      	bne.n	8004010 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ffe:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	492d      	ldr	r1, [pc, #180]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 800400c:	4313      	orrs	r3, r2
 800400e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004010:	4b2b      	ldr	r3, [pc, #172]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a19      	ldr	r1, [r3, #32]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004020:	430b      	orrs	r3, r1
 8004022:	4927      	ldr	r1, [pc, #156]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8004024:	4313      	orrs	r3, r2
 8004026:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004028:	4b27      	ldr	r3, [pc, #156]	; (80040c8 <HAL_RCC_OscConfig+0x4fc>)
 800402a:	2201      	movs	r2, #1
 800402c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402e:	f7fe f837 	bl	80020a0 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004036:	f7fe f833 	bl	80020a0 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e037      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004048:	4b1d      	ldr	r3, [pc, #116]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0f0      	beq.n	8004036 <HAL_RCC_OscConfig+0x46a>
 8004054:	e02f      	b.n	80040b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004056:	4b1c      	ldr	r3, [pc, #112]	; (80040c8 <HAL_RCC_OscConfig+0x4fc>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405c:	f7fe f820 	bl	80020a0 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004064:	f7fe f81c 	bl	80020a0 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e020      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004076:	4b12      	ldr	r3, [pc, #72]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x498>
 8004082:	e018      	b.n	80040b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e013      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004090:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <HAL_RCC_OscConfig+0x4f4>)
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d106      	bne.n	80040b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d001      	beq.n	80040b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40021000 	.word	0x40021000
 80040c4:	40007000 	.word	0x40007000
 80040c8:	42420060 	.word	0x42420060

080040cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0d0      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040e0:	4b6a      	ldr	r3, [pc, #424]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d910      	bls.n	8004110 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ee:	4b67      	ldr	r3, [pc, #412]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 0207 	bic.w	r2, r3, #7
 80040f6:	4965      	ldr	r1, [pc, #404]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040fe:	4b63      	ldr	r3, [pc, #396]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0307 	and.w	r3, r3, #7
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	429a      	cmp	r2, r3
 800410a:	d001      	beq.n	8004110 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e0b8      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d020      	beq.n	800415e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004128:	4b59      	ldr	r3, [pc, #356]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a58      	ldr	r2, [pc, #352]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004132:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004140:	4b53      	ldr	r3, [pc, #332]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	4a52      	ldr	r2, [pc, #328]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004146:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800414a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800414c:	4b50      	ldr	r3, [pc, #320]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	494d      	ldr	r1, [pc, #308]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800415a:	4313      	orrs	r3, r2
 800415c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d040      	beq.n	80041ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d107      	bne.n	8004182 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004172:	4b47      	ldr	r3, [pc, #284]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d115      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e07f      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b02      	cmp	r3, #2
 8004188:	d107      	bne.n	800419a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800418a:	4b41      	ldr	r3, [pc, #260]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e073      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419a:	4b3d      	ldr	r3, [pc, #244]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e06b      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041aa:	4b39      	ldr	r3, [pc, #228]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f023 0203 	bic.w	r2, r3, #3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	4936      	ldr	r1, [pc, #216]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041bc:	f7fd ff70 	bl	80020a0 <HAL_GetTick>
 80041c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041c2:	e00a      	b.n	80041da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041c4:	f7fd ff6c 	bl	80020a0 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d901      	bls.n	80041da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e053      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041da:	4b2d      	ldr	r3, [pc, #180]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f003 020c 	and.w	r2, r3, #12
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d1eb      	bne.n	80041c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041ec:	4b27      	ldr	r3, [pc, #156]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d210      	bcs.n	800421c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fa:	4b24      	ldr	r3, [pc, #144]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 0207 	bic.w	r2, r3, #7
 8004202:	4922      	ldr	r1, [pc, #136]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800420a:	4b20      	ldr	r3, [pc, #128]	; (800428c <HAL_RCC_ClockConfig+0x1c0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	429a      	cmp	r2, r3
 8004216:	d001      	beq.n	800421c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e032      	b.n	8004282 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b00      	cmp	r3, #0
 8004226:	d008      	beq.n	800423a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004228:	4b19      	ldr	r3, [pc, #100]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	4916      	ldr	r1, [pc, #88]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	4313      	orrs	r3, r2
 8004238:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b00      	cmp	r3, #0
 8004244:	d009      	beq.n	800425a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004246:	4b12      	ldr	r3, [pc, #72]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	490e      	ldr	r1, [pc, #56]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004256:	4313      	orrs	r3, r2
 8004258:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800425a:	f000 f821 	bl	80042a0 <HAL_RCC_GetSysClockFreq>
 800425e:	4602      	mov	r2, r0
 8004260:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <HAL_RCC_ClockConfig+0x1c4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	490a      	ldr	r1, [pc, #40]	; (8004294 <HAL_RCC_ClockConfig+0x1c8>)
 800426c:	5ccb      	ldrb	r3, [r1, r3]
 800426e:	fa22 f303 	lsr.w	r3, r2, r3
 8004272:	4a09      	ldr	r2, [pc, #36]	; (8004298 <HAL_RCC_ClockConfig+0x1cc>)
 8004274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004276:	4b09      	ldr	r3, [pc, #36]	; (800429c <HAL_RCC_ClockConfig+0x1d0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f7fd fece 	bl	800201c <HAL_InitTick>

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	40022000 	.word	0x40022000
 8004290:	40021000 	.word	0x40021000
 8004294:	080091d8 	.word	0x080091d8
 8004298:	20000000 	.word	0x20000000
 800429c:	20000004 	.word	0x20000004

080042a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	2300      	movs	r3, #0
 80042ac:	60bb      	str	r3, [r7, #8]
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	2300      	movs	r3, #0
 80042b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80042ba:	4b1e      	ldr	r3, [pc, #120]	; (8004334 <HAL_RCC_GetSysClockFreq+0x94>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d002      	beq.n	80042d0 <HAL_RCC_GetSysClockFreq+0x30>
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d003      	beq.n	80042d6 <HAL_RCC_GetSysClockFreq+0x36>
 80042ce:	e027      	b.n	8004320 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042d0:	4b19      	ldr	r3, [pc, #100]	; (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 80042d2:	613b      	str	r3, [r7, #16]
      break;
 80042d4:	e027      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	0c9b      	lsrs	r3, r3, #18
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	4a17      	ldr	r2, [pc, #92]	; (800433c <HAL_RCC_GetSysClockFreq+0x9c>)
 80042e0:	5cd3      	ldrb	r3, [r2, r3]
 80042e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d010      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042ee:	4b11      	ldr	r3, [pc, #68]	; (8004334 <HAL_RCC_GetSysClockFreq+0x94>)
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	0c5b      	lsrs	r3, r3, #17
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	4a11      	ldr	r2, [pc, #68]	; (8004340 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042fa:	5cd3      	ldrb	r3, [r2, r3]
 80042fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a0d      	ldr	r2, [pc, #52]	; (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 8004302:	fb02 f203 	mul.w	r2, r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	fbb2 f3f3 	udiv	r3, r2, r3
 800430c:	617b      	str	r3, [r7, #20]
 800430e:	e004      	b.n	800431a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a0c      	ldr	r2, [pc, #48]	; (8004344 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	613b      	str	r3, [r7, #16]
      break;
 800431e:	e002      	b.n	8004326 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <HAL_RCC_GetSysClockFreq+0x98>)
 8004322:	613b      	str	r3, [r7, #16]
      break;
 8004324:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004326:	693b      	ldr	r3, [r7, #16]
}
 8004328:	4618      	mov	r0, r3
 800432a:	371c      	adds	r7, #28
 800432c:	46bd      	mov	sp, r7
 800432e:	bc80      	pop	{r7}
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40021000 	.word	0x40021000
 8004338:	007a1200 	.word	0x007a1200
 800433c:	080091f0 	.word	0x080091f0
 8004340:	08009200 	.word	0x08009200
 8004344:	003d0900 	.word	0x003d0900

08004348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800434c:	4b02      	ldr	r3, [pc, #8]	; (8004358 <HAL_RCC_GetHCLKFreq+0x10>)
 800434e:	681b      	ldr	r3, [r3, #0]
}
 8004350:	4618      	mov	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr
 8004358:	20000000 	.word	0x20000000

0800435c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004360:	f7ff fff2 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 8004364:	4602      	mov	r2, r0
 8004366:	4b05      	ldr	r3, [pc, #20]	; (800437c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	0a1b      	lsrs	r3, r3, #8
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	4903      	ldr	r1, [pc, #12]	; (8004380 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004372:	5ccb      	ldrb	r3, [r1, r3]
 8004374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004378:	4618      	mov	r0, r3
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	080091e8 	.word	0x080091e8

08004384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004388:	f7ff ffde 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 800438c:	4602      	mov	r2, r0
 800438e:	4b05      	ldr	r3, [pc, #20]	; (80043a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	0adb      	lsrs	r3, r3, #11
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	4903      	ldr	r1, [pc, #12]	; (80043a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800439a:	5ccb      	ldrb	r3, [r1, r3]
 800439c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	080091e8 	.word	0x080091e8

080043ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043b4:	4b0a      	ldr	r3, [pc, #40]	; (80043e0 <RCC_Delay+0x34>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a0a      	ldr	r2, [pc, #40]	; (80043e4 <RCC_Delay+0x38>)
 80043ba:	fba2 2303 	umull	r2, r3, r2, r3
 80043be:	0a5b      	lsrs	r3, r3, #9
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043c8:	bf00      	nop
  }
  while (Delay --);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	1e5a      	subs	r2, r3, #1
 80043ce:	60fa      	str	r2, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1f9      	bne.n	80043c8 <RCC_Delay+0x1c>
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	20000000 	.word	0x20000000
 80043e4:	10624dd3 	.word	0x10624dd3

080043e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e041      	b.n	800447e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fbba 	bl	8001b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3304      	adds	r3, #4
 8004424:	4619      	mov	r1, r3
 8004426:	4610      	mov	r0, r2
 8004428:	f000 fe9c 	bl	8005164 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	d001      	beq.n	80044a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e03a      	b.n	8004516 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0201 	orr.w	r2, r2, #1
 80044b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a18      	ldr	r2, [pc, #96]	; (8004520 <HAL_TIM_Base_Start_IT+0x98>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d00e      	beq.n	80044e0 <HAL_TIM_Base_Start_IT+0x58>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ca:	d009      	beq.n	80044e0 <HAL_TIM_Base_Start_IT+0x58>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a14      	ldr	r2, [pc, #80]	; (8004524 <HAL_TIM_Base_Start_IT+0x9c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d004      	beq.n	80044e0 <HAL_TIM_Base_Start_IT+0x58>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a13      	ldr	r2, [pc, #76]	; (8004528 <HAL_TIM_Base_Start_IT+0xa0>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d111      	bne.n	8004504 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d010      	beq.n	8004514 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f042 0201 	orr.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004502:	e007      	b.n	8004514 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3714      	adds	r7, #20
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr
 8004520:	40012c00 	.word	0x40012c00
 8004524:	40000400 	.word	0x40000400
 8004528:	40000800 	.word	0x40000800

0800452c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e041      	b.n	80045c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d106      	bne.n	8004558 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f839 	bl	80045ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	3304      	adds	r3, #4
 8004568:	4619      	mov	r1, r3
 800456a:	4610      	mov	r0, r2
 800456c:	f000 fdfa 	bl	8005164 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3708      	adds	r7, #8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045ca:	b480      	push	{r7}
 80045cc:	b083      	sub	sp, #12
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bc80      	pop	{r7}
 80045da:	4770      	bx	lr

080045dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d109      	bne.n	8004600 <HAL_TIM_PWM_Start+0x24>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	bf14      	ite	ne
 80045f8:	2301      	movne	r3, #1
 80045fa:	2300      	moveq	r3, #0
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	e022      	b.n	8004646 <HAL_TIM_PWM_Start+0x6a>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	2b04      	cmp	r3, #4
 8004604:	d109      	bne.n	800461a <HAL_TIM_PWM_Start+0x3e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b01      	cmp	r3, #1
 8004610:	bf14      	ite	ne
 8004612:	2301      	movne	r3, #1
 8004614:	2300      	moveq	r3, #0
 8004616:	b2db      	uxtb	r3, r3
 8004618:	e015      	b.n	8004646 <HAL_TIM_PWM_Start+0x6a>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b08      	cmp	r3, #8
 800461e:	d109      	bne.n	8004634 <HAL_TIM_PWM_Start+0x58>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b01      	cmp	r3, #1
 800462a:	bf14      	ite	ne
 800462c:	2301      	movne	r3, #1
 800462e:	2300      	moveq	r3, #0
 8004630:	b2db      	uxtb	r3, r3
 8004632:	e008      	b.n	8004646 <HAL_TIM_PWM_Start+0x6a>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800463a:	b2db      	uxtb	r3, r3
 800463c:	2b01      	cmp	r3, #1
 800463e:	bf14      	ite	ne
 8004640:	2301      	movne	r3, #1
 8004642:	2300      	moveq	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e05e      	b.n	800470c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d104      	bne.n	800465e <HAL_TIM_PWM_Start+0x82>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800465c:	e013      	b.n	8004686 <HAL_TIM_PWM_Start+0xaa>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b04      	cmp	r3, #4
 8004662:	d104      	bne.n	800466e <HAL_TIM_PWM_Start+0x92>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2202      	movs	r2, #2
 8004668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800466c:	e00b      	b.n	8004686 <HAL_TIM_PWM_Start+0xaa>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b08      	cmp	r3, #8
 8004672:	d104      	bne.n	800467e <HAL_TIM_PWM_Start+0xa2>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800467c:	e003      	b.n	8004686 <HAL_TIM_PWM_Start+0xaa>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2202      	movs	r2, #2
 8004682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2201      	movs	r2, #1
 800468c:	6839      	ldr	r1, [r7, #0]
 800468e:	4618      	mov	r0, r3
 8004690:	f000 fff4 	bl	800567c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1e      	ldr	r2, [pc, #120]	; (8004714 <HAL_TIM_PWM_Start+0x138>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d107      	bne.n	80046ae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a18      	ldr	r2, [pc, #96]	; (8004714 <HAL_TIM_PWM_Start+0x138>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00e      	beq.n	80046d6 <HAL_TIM_PWM_Start+0xfa>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c0:	d009      	beq.n	80046d6 <HAL_TIM_PWM_Start+0xfa>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a14      	ldr	r2, [pc, #80]	; (8004718 <HAL_TIM_PWM_Start+0x13c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d004      	beq.n	80046d6 <HAL_TIM_PWM_Start+0xfa>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a12      	ldr	r2, [pc, #72]	; (800471c <HAL_TIM_PWM_Start+0x140>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d111      	bne.n	80046fa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2b06      	cmp	r3, #6
 80046e6:	d010      	beq.n	800470a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f8:	e007      	b.n	800470a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0201 	orr.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40012c00 	.word	0x40012c00
 8004718:	40000400 	.word	0x40000400
 800471c:	40000800 	.word	0x40000800

08004720 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
 800472c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d109      	bne.n	800474c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	bf0c      	ite	eq
 8004744:	2301      	moveq	r3, #1
 8004746:	2300      	movne	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	e022      	b.n	8004792 <HAL_TIM_PWM_Start_DMA+0x72>
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b04      	cmp	r3, #4
 8004750:	d109      	bne.n	8004766 <HAL_TIM_PWM_Start_DMA+0x46>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	bf0c      	ite	eq
 800475e:	2301      	moveq	r3, #1
 8004760:	2300      	movne	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	e015      	b.n	8004792 <HAL_TIM_PWM_Start_DMA+0x72>
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d109      	bne.n	8004780 <HAL_TIM_PWM_Start_DMA+0x60>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	e008      	b.n	8004792 <HAL_TIM_PWM_Start_DMA+0x72>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004796:	2302      	movs	r3, #2
 8004798:	e153      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d109      	bne.n	80047b4 <HAL_TIM_PWM_Start_DMA+0x94>
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	bf0c      	ite	eq
 80047ac:	2301      	moveq	r3, #1
 80047ae:	2300      	movne	r3, #0
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	e022      	b.n	80047fa <HAL_TIM_PWM_Start_DMA+0xda>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b04      	cmp	r3, #4
 80047b8:	d109      	bne.n	80047ce <HAL_TIM_PWM_Start_DMA+0xae>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	bf0c      	ite	eq
 80047c6:	2301      	moveq	r3, #1
 80047c8:	2300      	movne	r3, #0
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	e015      	b.n	80047fa <HAL_TIM_PWM_Start_DMA+0xda>
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d109      	bne.n	80047e8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b01      	cmp	r3, #1
 80047de:	bf0c      	ite	eq
 80047e0:	2301      	moveq	r3, #1
 80047e2:	2300      	movne	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	e008      	b.n	80047fa <HAL_TIM_PWM_Start_DMA+0xda>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	bf0c      	ite	eq
 80047f4:	2301      	moveq	r3, #1
 80047f6:	2300      	movne	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d024      	beq.n	8004848 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <HAL_TIM_PWM_Start_DMA+0xea>
 8004804:	887b      	ldrh	r3, [r7, #2]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e119      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d104      	bne.n	800481e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800481c:	e016      	b.n	800484c <HAL_TIM_PWM_Start_DMA+0x12c>
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2b04      	cmp	r3, #4
 8004822:	d104      	bne.n	800482e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800482c:	e00e      	b.n	800484c <HAL_TIM_PWM_Start_DMA+0x12c>
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b08      	cmp	r3, #8
 8004832:	d104      	bne.n	800483e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800483c:	e006      	b.n	800484c <HAL_TIM_PWM_Start_DMA+0x12c>
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2202      	movs	r2, #2
 8004842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004846:	e001      	b.n	800484c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e0fa      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2b0c      	cmp	r3, #12
 8004850:	f200 80ae 	bhi.w	80049b0 <HAL_TIM_PWM_Start_DMA+0x290>
 8004854:	a201      	add	r2, pc, #4	; (adr r2, 800485c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485a:	bf00      	nop
 800485c:	08004891 	.word	0x08004891
 8004860:	080049b1 	.word	0x080049b1
 8004864:	080049b1 	.word	0x080049b1
 8004868:	080049b1 	.word	0x080049b1
 800486c:	080048d9 	.word	0x080048d9
 8004870:	080049b1 	.word	0x080049b1
 8004874:	080049b1 	.word	0x080049b1
 8004878:	080049b1 	.word	0x080049b1
 800487c:	08004921 	.word	0x08004921
 8004880:	080049b1 	.word	0x080049b1
 8004884:	080049b1 	.word	0x080049b1
 8004888:	080049b1 	.word	0x080049b1
 800488c:	08004969 	.word	0x08004969
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	4a6d      	ldr	r2, [pc, #436]	; (8004a4c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004896:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489c:	4a6c      	ldr	r2, [pc, #432]	; (8004a50 <HAL_TIM_PWM_Start_DMA+0x330>)
 800489e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	4a6b      	ldr	r2, [pc, #428]	; (8004a54 <HAL_TIM_PWM_Start_DMA+0x334>)
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	3334      	adds	r3, #52	; 0x34
 80048b4:	461a      	mov	r2, r3
 80048b6:	887b      	ldrh	r3, [r7, #2]
 80048b8:	f7fd fd88 	bl	80023cc <HAL_DMA_Start_IT>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e0bd      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68da      	ldr	r2, [r3, #12]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d4:	60da      	str	r2, [r3, #12]
      break;
 80048d6:	e06e      	b.n	80049b6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	4a5b      	ldr	r2, [pc, #364]	; (8004a4c <HAL_TIM_PWM_Start_DMA+0x32c>)
 80048de:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e4:	4a5a      	ldr	r2, [pc, #360]	; (8004a50 <HAL_TIM_PWM_Start_DMA+0x330>)
 80048e6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ec:	4a59      	ldr	r2, [pc, #356]	; (8004a54 <HAL_TIM_PWM_Start_DMA+0x334>)
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3338      	adds	r3, #56	; 0x38
 80048fc:	461a      	mov	r2, r3
 80048fe:	887b      	ldrh	r3, [r7, #2]
 8004900:	f7fd fd64 	bl	80023cc <HAL_DMA_Start_IT>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e099      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800491c:	60da      	str	r2, [r3, #12]
      break;
 800491e:	e04a      	b.n	80049b6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004924:	4a49      	ldr	r2, [pc, #292]	; (8004a4c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004926:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492c:	4a48      	ldr	r2, [pc, #288]	; (8004a50 <HAL_TIM_PWM_Start_DMA+0x330>)
 800492e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004934:	4a47      	ldr	r2, [pc, #284]	; (8004a54 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004936:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	333c      	adds	r3, #60	; 0x3c
 8004944:	461a      	mov	r2, r3
 8004946:	887b      	ldrh	r3, [r7, #2]
 8004948:	f7fd fd40 	bl	80023cc <HAL_DMA_Start_IT>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d001      	beq.n	8004956 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e075      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004964:	60da      	str	r2, [r3, #12]
      break;
 8004966:	e026      	b.n	80049b6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496c:	4a37      	ldr	r2, [pc, #220]	; (8004a4c <HAL_TIM_PWM_Start_DMA+0x32c>)
 800496e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	4a36      	ldr	r2, [pc, #216]	; (8004a50 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004976:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497c:	4a35      	ldr	r2, [pc, #212]	; (8004a54 <HAL_TIM_PWM_Start_DMA+0x334>)
 800497e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3340      	adds	r3, #64	; 0x40
 800498c:	461a      	mov	r2, r3
 800498e:	887b      	ldrh	r3, [r7, #2]
 8004990:	f7fd fd1c 	bl	80023cc <HAL_DMA_Start_IT>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e051      	b.n	8004a42 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68da      	ldr	r2, [r3, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049ac:	60da      	str	r2, [r3, #12]
      break;
 80049ae:	e002      	b.n	80049b6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	75fb      	strb	r3, [r7, #23]
      break;
 80049b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d141      	bne.n	8004a40 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2201      	movs	r2, #1
 80049c2:	68b9      	ldr	r1, [r7, #8]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 fe59 	bl	800567c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a22      	ldr	r2, [pc, #136]	; (8004a58 <HAL_TIM_PWM_Start_DMA+0x338>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d107      	bne.n	80049e4 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049e2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1b      	ldr	r2, [pc, #108]	; (8004a58 <HAL_TIM_PWM_Start_DMA+0x338>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00e      	beq.n	8004a0c <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f6:	d009      	beq.n	8004a0c <HAL_TIM_PWM_Start_DMA+0x2ec>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <HAL_TIM_PWM_Start_DMA+0x33c>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d004      	beq.n	8004a0c <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a16      	ldr	r2, [pc, #88]	; (8004a60 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d111      	bne.n	8004a30 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	2b06      	cmp	r3, #6
 8004a1c:	d010      	beq.n	8004a40 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f042 0201 	orr.w	r2, r2, #1
 8004a2c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a2e:	e007      	b.n	8004a40 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0201 	orr.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	08005055 	.word	0x08005055
 8004a50:	080050fd 	.word	0x080050fd
 8004a54:	08004fc3 	.word	0x08004fc3
 8004a58:	40012c00 	.word	0x40012c00
 8004a5c:	40000400 	.word	0x40000400
 8004a60:	40000800 	.word	0x40000800

08004a64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d020      	beq.n	8004ac8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01b      	beq.n	8004ac8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0202 	mvn.w	r2, #2
 8004a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	f003 0303 	and.w	r3, r3, #3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 fa5a 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004ab4:	e005      	b.n	8004ac2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 fa4d 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 fa5c 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f003 0304 	and.w	r3, r3, #4
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d020      	beq.n	8004b14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f003 0304 	and.w	r3, r3, #4
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d01b      	beq.n	8004b14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f06f 0204 	mvn.w	r2, #4
 8004ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 fa34 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004b00:	e005      	b.n	8004b0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fa27 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fa36 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d020      	beq.n	8004b60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f003 0308 	and.w	r3, r3, #8
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d01b      	beq.n	8004b60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0208 	mvn.w	r2, #8
 8004b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2204      	movs	r2, #4
 8004b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fa0e 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004b4c:	e005      	b.n	8004b5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fa01 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 fa10 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f003 0310 	and.w	r3, r3, #16
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d020      	beq.n	8004bac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01b      	beq.n	8004bac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0210 	mvn.w	r2, #16
 8004b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2208      	movs	r2, #8
 8004b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 f9e8 	bl	8004f68 <HAL_TIM_IC_CaptureCallback>
 8004b98:	e005      	b.n	8004ba6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f9db 	bl	8004f56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f9ea 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00c      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f003 0301 	and.w	r3, r3, #1
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d007      	beq.n	8004bd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f06f 0201 	mvn.w	r2, #1
 8004bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f7fc fef8 	bl	80019c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00c      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d007      	beq.n	8004bf4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 fdcf 	bl	8005792 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00c      	beq.n	8004c18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d007      	beq.n	8004c18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f9c3 	bl	8004f9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f003 0320 	and.w	r3, r3, #32
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00c      	beq.n	8004c3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f003 0320 	and.w	r3, r3, #32
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d007      	beq.n	8004c3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0220 	mvn.w	r2, #32
 8004c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 fda2 	bl	8005780 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c50:	2300      	movs	r3, #0
 8004c52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e0ae      	b.n	8004dc0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b0c      	cmp	r3, #12
 8004c6e:	f200 809f 	bhi.w	8004db0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c72:	a201      	add	r2, pc, #4	; (adr r2, 8004c78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c78:	08004cad 	.word	0x08004cad
 8004c7c:	08004db1 	.word	0x08004db1
 8004c80:	08004db1 	.word	0x08004db1
 8004c84:	08004db1 	.word	0x08004db1
 8004c88:	08004ced 	.word	0x08004ced
 8004c8c:	08004db1 	.word	0x08004db1
 8004c90:	08004db1 	.word	0x08004db1
 8004c94:	08004db1 	.word	0x08004db1
 8004c98:	08004d2f 	.word	0x08004d2f
 8004c9c:	08004db1 	.word	0x08004db1
 8004ca0:	08004db1 	.word	0x08004db1
 8004ca4:	08004db1 	.word	0x08004db1
 8004ca8:	08004d6f 	.word	0x08004d6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fac4 	bl	8005240 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699a      	ldr	r2, [r3, #24]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0204 	bic.w	r2, r2, #4
 8004cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6999      	ldr	r1, [r3, #24]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	619a      	str	r2, [r3, #24]
      break;
 8004cea:	e064      	b.n	8004db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fb0a 	bl	800530c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699a      	ldr	r2, [r3, #24]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699a      	ldr	r2, [r3, #24]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6999      	ldr	r1, [r3, #24]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	021a      	lsls	r2, r3, #8
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	619a      	str	r2, [r3, #24]
      break;
 8004d2c:	e043      	b.n	8004db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68b9      	ldr	r1, [r7, #8]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fb53 	bl	80053e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69da      	ldr	r2, [r3, #28]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0208 	orr.w	r2, r2, #8
 8004d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	69da      	ldr	r2, [r3, #28]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0204 	bic.w	r2, r2, #4
 8004d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69d9      	ldr	r1, [r3, #28]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	61da      	str	r2, [r3, #28]
      break;
 8004d6c:	e023      	b.n	8004db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fb9d 	bl	80054b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69da      	ldr	r2, [r3, #28]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69d9      	ldr	r1, [r3, #28]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	021a      	lsls	r2, r3, #8
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	61da      	str	r2, [r3, #28]
      break;
 8004dae:	e002      	b.n	8004db6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	75fb      	strb	r3, [r7, #23]
      break;
 8004db4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3718      	adds	r7, #24
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_TIM_ConfigClockSource+0x1c>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e0b4      	b.n	8004f4e <HAL_TIM_ConfigClockSource+0x186>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68ba      	ldr	r2, [r7, #8]
 8004e12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e1c:	d03e      	beq.n	8004e9c <HAL_TIM_ConfigClockSource+0xd4>
 8004e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e22:	f200 8087 	bhi.w	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e2a:	f000 8086 	beq.w	8004f3a <HAL_TIM_ConfigClockSource+0x172>
 8004e2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e32:	d87f      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e34:	2b70      	cmp	r3, #112	; 0x70
 8004e36:	d01a      	beq.n	8004e6e <HAL_TIM_ConfigClockSource+0xa6>
 8004e38:	2b70      	cmp	r3, #112	; 0x70
 8004e3a:	d87b      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e3c:	2b60      	cmp	r3, #96	; 0x60
 8004e3e:	d050      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0x11a>
 8004e40:	2b60      	cmp	r3, #96	; 0x60
 8004e42:	d877      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e44:	2b50      	cmp	r3, #80	; 0x50
 8004e46:	d03c      	beq.n	8004ec2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e48:	2b50      	cmp	r3, #80	; 0x50
 8004e4a:	d873      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e4c:	2b40      	cmp	r3, #64	; 0x40
 8004e4e:	d058      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x13a>
 8004e50:	2b40      	cmp	r3, #64	; 0x40
 8004e52:	d86f      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b30      	cmp	r3, #48	; 0x30
 8004e56:	d064      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e58:	2b30      	cmp	r3, #48	; 0x30
 8004e5a:	d86b      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d060      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e60:	2b20      	cmp	r3, #32
 8004e62:	d867      	bhi.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d05c      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e68:	2b10      	cmp	r3, #16
 8004e6a:	d05a      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x15a>
 8004e6c:	e062      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	6899      	ldr	r1, [r3, #8]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f000 fbde 	bl	800563e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	609a      	str	r2, [r3, #8]
      break;
 8004e9a:	e04f      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6818      	ldr	r0, [r3, #0]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	6899      	ldr	r1, [r3, #8]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f000 fbc7 	bl	800563e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ebe:	609a      	str	r2, [r3, #8]
      break;
 8004ec0:	e03c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	6859      	ldr	r1, [r3, #4]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f000 fb3e 	bl	8005550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2150      	movs	r1, #80	; 0x50
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 fb95 	bl	800560a <TIM_ITRx_SetConfig>
      break;
 8004ee0:	e02c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6859      	ldr	r1, [r3, #4]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f000 fb5c 	bl	80055ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2160      	movs	r1, #96	; 0x60
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fb85 	bl	800560a <TIM_ITRx_SetConfig>
      break;
 8004f00:	e01c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 fb1e 	bl	8005550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2140      	movs	r1, #64	; 0x40
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 fb75 	bl	800560a <TIM_ITRx_SetConfig>
      break;
 8004f20:	e00c      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	f000 fb6c 	bl	800560a <TIM_ITRx_SetConfig>
      break;
 8004f32:	e003      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
      break;
 8004f38:	e000      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr

08004f9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr

08004fb0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bc80      	pop	{r7}
 8004fc0:	4770      	bx	lr

08004fc2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b084      	sub	sp, #16
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d107      	bne.n	8004fea <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fe8:	e02a      	b.n	8005040 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d107      	bne.n	8005004 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005002:	e01d      	b.n	8005040 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	429a      	cmp	r2, r3
 800500c:	d107      	bne.n	800501e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2204      	movs	r2, #4
 8005012:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800501c:	e010      	b.n	8005040 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	429a      	cmp	r2, r3
 8005026:	d107      	bne.n	8005038 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2208      	movs	r2, #8
 800502c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005036:	e003      	b.n	8005040 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f7ff ffb5 	bl	8004fb0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	771a      	strb	r2, [r3, #28]
}
 800504c:	bf00      	nop
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005060:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	429a      	cmp	r2, r3
 800506a:	d10b      	bne.n	8005084 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2201      	movs	r2, #1
 8005070:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d136      	bne.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005082:	e031      	b.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	429a      	cmp	r2, r3
 800508c:	d10b      	bne.n	80050a6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2202      	movs	r2, #2
 8005092:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d125      	bne.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a4:	e020      	b.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d10b      	bne.n	80050c8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2204      	movs	r2, #4
 80050b4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d114      	bne.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c6:	e00f      	b.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d10a      	bne.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2208      	movs	r2, #8
 80050d6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d103      	bne.n	80050e8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f7ff ff46 	bl	8004f7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	771a      	strb	r2, [r3, #28]
}
 80050f4:	bf00      	nop
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	429a      	cmp	r2, r3
 8005112:	d103      	bne.n	800511c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2201      	movs	r2, #1
 8005118:	771a      	strb	r2, [r3, #28]
 800511a:	e019      	b.n	8005150 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	429a      	cmp	r2, r3
 8005124:	d103      	bne.n	800512e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2202      	movs	r2, #2
 800512a:	771a      	strb	r2, [r3, #28]
 800512c:	e010      	b.n	8005150 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	429a      	cmp	r2, r3
 8005136:	d103      	bne.n	8005140 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2204      	movs	r2, #4
 800513c:	771a      	strb	r2, [r3, #28]
 800513e:	e007      	b.n	8005150 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	d102      	bne.n	8005150 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2208      	movs	r2, #8
 800514e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f7ff ff1b 	bl	8004f8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	771a      	strb	r2, [r3, #28]
}
 800515c:	bf00      	nop
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a2f      	ldr	r2, [pc, #188]	; (8005234 <TIM_Base_SetConfig+0xd0>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d00b      	beq.n	8005194 <TIM_Base_SetConfig+0x30>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005182:	d007      	beq.n	8005194 <TIM_Base_SetConfig+0x30>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a2c      	ldr	r2, [pc, #176]	; (8005238 <TIM_Base_SetConfig+0xd4>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <TIM_Base_SetConfig+0x30>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a2b      	ldr	r2, [pc, #172]	; (800523c <TIM_Base_SetConfig+0xd8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d108      	bne.n	80051a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a22      	ldr	r2, [pc, #136]	; (8005234 <TIM_Base_SetConfig+0xd0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00b      	beq.n	80051c6 <TIM_Base_SetConfig+0x62>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b4:	d007      	beq.n	80051c6 <TIM_Base_SetConfig+0x62>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	; (8005238 <TIM_Base_SetConfig+0xd4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d003      	beq.n	80051c6 <TIM_Base_SetConfig+0x62>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a1e      	ldr	r2, [pc, #120]	; (800523c <TIM_Base_SetConfig+0xd8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d108      	bne.n	80051d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a0d      	ldr	r2, [pc, #52]	; (8005234 <TIM_Base_SetConfig+0xd0>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d103      	bne.n	800520c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	691a      	ldr	r2, [r3, #16]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d005      	beq.n	800522a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f023 0201 	bic.w	r2, r3, #1
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	611a      	str	r2, [r3, #16]
  }
}
 800522a:	bf00      	nop
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	bc80      	pop	{r7}
 8005232:	4770      	bx	lr
 8005234:	40012c00 	.word	0x40012c00
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800

08005240 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	f023 0201 	bic.w	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800526e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0303 	bic.w	r3, r3, #3
 8005276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f023 0302 	bic.w	r3, r3, #2
 8005288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	4313      	orrs	r3, r2
 8005292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a1c      	ldr	r2, [pc, #112]	; (8005308 <TIM_OC1_SetConfig+0xc8>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d10c      	bne.n	80052b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f023 0308 	bic.w	r3, r3, #8
 80052a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f023 0304 	bic.w	r3, r3, #4
 80052b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a13      	ldr	r2, [pc, #76]	; (8005308 <TIM_OC1_SetConfig+0xc8>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d111      	bne.n	80052e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	4313      	orrs	r3, r2
 80052e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	621a      	str	r2, [r3, #32]
}
 80052fc:	bf00      	nop
 80052fe:	371c      	adds	r7, #28
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	40012c00 	.word	0x40012c00

0800530c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f023 0210 	bic.w	r2, r3, #16
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4313      	orrs	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f023 0320 	bic.w	r3, r3, #32
 8005356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	4313      	orrs	r3, r2
 8005362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a1d      	ldr	r2, [pc, #116]	; (80053dc <TIM_OC2_SetConfig+0xd0>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d10d      	bne.n	8005388 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005386:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a14      	ldr	r2, [pc, #80]	; (80053dc <TIM_OC2_SetConfig+0xd0>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d113      	bne.n	80053b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005396:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	621a      	str	r2, [r3, #32]
}
 80053d2:	bf00      	nop
 80053d4:	371c      	adds	r7, #28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bc80      	pop	{r7}
 80053da:	4770      	bx	lr
 80053dc:	40012c00 	.word	0x40012c00

080053e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800540e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0303 	bic.w	r3, r3, #3
 8005416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	021b      	lsls	r3, r3, #8
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a1d      	ldr	r2, [pc, #116]	; (80054b0 <TIM_OC3_SetConfig+0xd0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d10d      	bne.n	800545a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	021b      	lsls	r3, r3, #8
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a14      	ldr	r2, [pc, #80]	; (80054b0 <TIM_OC3_SetConfig+0xd0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d113      	bne.n	800548a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	011b      	lsls	r3, r3, #4
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	4313      	orrs	r3, r2
 800547c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	4313      	orrs	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	621a      	str	r2, [r3, #32]
}
 80054a4:	bf00      	nop
 80054a6:	371c      	adds	r7, #28
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	40012c00 	.word	0x40012c00

080054b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b087      	sub	sp, #28
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	021b      	lsls	r3, r3, #8
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	031b      	lsls	r3, r3, #12
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4313      	orrs	r3, r2
 800550a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a0f      	ldr	r2, [pc, #60]	; (800554c <TIM_OC4_SetConfig+0x98>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d109      	bne.n	8005528 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800551a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	019b      	lsls	r3, r3, #6
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr
 800554c:	40012c00 	.word	0x40012c00

08005550 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005550:	b480      	push	{r7}
 8005552:	b087      	sub	sp, #28
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	f023 0201 	bic.w	r2, r3, #1
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800557a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	011b      	lsls	r3, r3, #4
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	4313      	orrs	r3, r2
 8005584:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f023 030a 	bic.w	r3, r3, #10
 800558c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	621a      	str	r2, [r3, #32]
}
 80055a2:	bf00      	nop
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bc80      	pop	{r7}
 80055aa:	4770      	bx	lr

080055ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b087      	sub	sp, #28
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f023 0210 	bic.w	r2, r3, #16
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	031b      	lsls	r3, r3, #12
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	621a      	str	r2, [r3, #32]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	bc80      	pop	{r7}
 8005608:	4770      	bx	lr

0800560a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800560a:	b480      	push	{r7}
 800560c:	b085      	sub	sp, #20
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005620:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	f043 0307 	orr.w	r3, r3, #7
 800562c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	609a      	str	r2, [r3, #8]
}
 8005634:	bf00      	nop
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	bc80      	pop	{r7}
 800563c:	4770      	bx	lr

0800563e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800563e:	b480      	push	{r7}
 8005640:	b087      	sub	sp, #28
 8005642:	af00      	add	r7, sp, #0
 8005644:	60f8      	str	r0, [r7, #12]
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	607a      	str	r2, [r7, #4]
 800564a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005658:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	021a      	lsls	r2, r3, #8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	431a      	orrs	r2, r3
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	4313      	orrs	r3, r2
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	4313      	orrs	r3, r2
 800566a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	609a      	str	r2, [r3, #8]
}
 8005672:	bf00      	nop
 8005674:	371c      	adds	r7, #28
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr

0800567c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	f003 031f 	and.w	r3, r3, #31
 800568e:	2201      	movs	r2, #1
 8005690:	fa02 f303 	lsl.w	r3, r2, r3
 8005694:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a1a      	ldr	r2, [r3, #32]
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	43db      	mvns	r3, r3
 800569e:	401a      	ands	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6a1a      	ldr	r2, [r3, #32]
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f003 031f 	and.w	r3, r3, #31
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	fa01 f303 	lsl.w	r3, r1, r3
 80056b4:	431a      	orrs	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	621a      	str	r2, [r3, #32]
}
 80056ba:	bf00      	nop
 80056bc:	371c      	adds	r7, #28
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr

080056c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056d8:	2302      	movs	r3, #2
 80056da:	e046      	b.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a16      	ldr	r2, [pc, #88]	; (8005774 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d00e      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005728:	d009      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a12      	ldr	r2, [pc, #72]	; (8005778 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d004      	beq.n	800573e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a10      	ldr	r2, [pc, #64]	; (800577c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d10c      	bne.n	8005758 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005744:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	4313      	orrs	r3, r2
 800574e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	bc80      	pop	{r7}
 8005772:	4770      	bx	lr
 8005774:	40012c00 	.word	0x40012c00
 8005778:	40000400 	.word	0x40000400
 800577c:	40000800 	.word	0x40000800

08005780 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	bc80      	pop	{r7}
 8005790:	4770      	bx	lr

08005792 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800579a:	bf00      	nop
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	bc80      	pop	{r7}
 80057a2:	4770      	bx	lr

080057a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e042      	b.n	800583c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7fc fa70 	bl	8001cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2224      	movs	r2, #36	; 0x24
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fd63 	bl	80062b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	695a      	ldr	r2, [r3, #20]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800580c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800581c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08a      	sub	sp, #40	; 0x28
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b20      	cmp	r3, #32
 8005862:	d175      	bne.n	8005950 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <HAL_UART_Transmit+0x2c>
 800586a:	88fb      	ldrh	r3, [r7, #6]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e06e      	b.n	8005952 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2221      	movs	r2, #33	; 0x21
 800587e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005882:	f7fc fc0d 	bl	80020a0 <HAL_GetTick>
 8005886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	88fa      	ldrh	r2, [r7, #6]
 8005892:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800589c:	d108      	bne.n	80058b0 <HAL_UART_Transmit+0x6c>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d104      	bne.n	80058b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e003      	b.n	80058b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058b8:	e02e      	b.n	8005918 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	2180      	movs	r1, #128	; 0x80
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fb01 	bl	8005ecc <UART_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d005      	beq.n	80058dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e03a      	b.n	8005952 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10b      	bne.n	80058fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	881b      	ldrh	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	3302      	adds	r3, #2
 80058f6:	61bb      	str	r3, [r7, #24]
 80058f8:	e007      	b.n	800590a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	781a      	ldrb	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	3301      	adds	r3, #1
 8005908:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1cb      	bne.n	80058ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2200      	movs	r2, #0
 800592a:	2140      	movs	r1, #64	; 0x40
 800592c:	68f8      	ldr	r0, [r7, #12]
 800592e:	f000 facd 	bl	8005ecc <UART_WaitOnFlagUntilTimeout>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e006      	b.n	8005952 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800594c:	2300      	movs	r3, #0
 800594e:	e000      	b.n	8005952 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005950:	2302      	movs	r3, #2
  }
}
 8005952:	4618      	mov	r0, r3
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
	...

0800595c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b0ba      	sub	sp, #232	; 0xe8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005982:	2300      	movs	r3, #0
 8005984:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005988:	2300      	movs	r3, #0
 800598a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800598e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800599a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10f      	bne.n	80059c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d009      	beq.n	80059c2 <HAL_UART_IRQHandler+0x66>
 80059ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d003      	beq.n	80059c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 fbbc 	bl	8006138 <UART_Receive_IT>
      return;
 80059c0:	e25b      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80de 	beq.w	8005b88 <HAL_UART_IRQHandler+0x22c>
 80059cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d106      	bne.n	80059e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 80d1 	beq.w	8005b88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ea:	f003 0301 	and.w	r3, r3, #1
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00b      	beq.n	8005a0a <HAL_UART_IRQHandler+0xae>
 80059f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d005      	beq.n	8005a0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a02:	f043 0201 	orr.w	r2, r3, #1
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00b      	beq.n	8005a2e <HAL_UART_IRQHandler+0xd2>
 8005a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a26:	f043 0202 	orr.w	r2, r3, #2
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a32:	f003 0302 	and.w	r3, r3, #2
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00b      	beq.n	8005a52 <HAL_UART_IRQHandler+0xf6>
 8005a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a4a:	f043 0204 	orr.w	r2, r3, #4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a56:	f003 0308 	and.w	r3, r3, #8
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d011      	beq.n	8005a82 <HAL_UART_IRQHandler+0x126>
 8005a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a62:	f003 0320 	and.w	r3, r3, #32
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d105      	bne.n	8005a76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d005      	beq.n	8005a82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7a:	f043 0208 	orr.w	r2, r3, #8
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 81f2 	beq.w	8005e70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_UART_IRQHandler+0x14e>
 8005a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a9c:	f003 0320 	and.w	r3, r3, #32
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d002      	beq.n	8005aaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fb47 	bl	8006138 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	bf14      	ite	ne
 8005ab8:	2301      	movne	r3, #1
 8005aba:	2300      	moveq	r3, #0
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac6:	f003 0308 	and.w	r3, r3, #8
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d103      	bne.n	8005ad6 <HAL_UART_IRQHandler+0x17a>
 8005ace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d04f      	beq.n	8005b76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fa51 	bl	8005f7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d041      	beq.n	8005b6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3314      	adds	r3, #20
 8005af0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	3314      	adds	r3, #20
 8005b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b26:	e841 2300 	strex	r3, r2, [r1]
 8005b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1d9      	bne.n	8005aea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d013      	beq.n	8005b66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b42:	4a7e      	ldr	r2, [pc, #504]	; (8005d3c <HAL_UART_IRQHandler+0x3e0>)
 8005b44:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fc fcda 	bl	8002504 <HAL_DMA_Abort_IT>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d016      	beq.n	8005b84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b60:	4610      	mov	r0, r2
 8005b62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	e00e      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f99c 	bl	8005ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b6c:	e00a      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f998 	bl	8005ea4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b74:	e006      	b.n	8005b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f994 	bl	8005ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005b82:	e175      	b.n	8005e70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b84:	bf00      	nop
    return;
 8005b86:	e173      	b.n	8005e70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	f040 814f 	bne.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8148 	beq.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 8141 	beq.w	8005e30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60bb      	str	r3, [r7, #8]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	60bb      	str	r3, [r7, #8]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	60bb      	str	r3, [r7, #8]
 8005bc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 80b6 	beq.w	8005d40 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005be0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8145 	beq.w	8005e74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	f080 813e 	bcs.w	8005e74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bfe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	f000 8088 	beq.w	8005d1c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	330c      	adds	r3, #12
 8005c12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c2a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c38:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c40:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c44:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c48:	e841 2300 	strex	r3, r2, [r1]
 8005c4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1d9      	bne.n	8005c0c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3314      	adds	r3, #20
 8005c5e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c62:	e853 3f00 	ldrex	r3, [r3]
 8005c66:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3314      	adds	r3, #20
 8005c78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c7c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c80:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c82:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c84:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c88:	e841 2300 	strex	r3, r2, [r1]
 8005c8c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005c8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1e1      	bne.n	8005c58 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3314      	adds	r3, #20
 8005c9a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c9e:	e853 3f00 	ldrex	r3, [r3]
 8005ca2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ca4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ca6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005caa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3314      	adds	r3, #20
 8005cb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005cb8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005cba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005cbe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005cc0:	e841 2300 	strex	r3, r2, [r1]
 8005cc4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005cc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1e3      	bne.n	8005c94 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	330c      	adds	r3, #12
 8005ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ce4:	e853 3f00 	ldrex	r3, [r3]
 8005ce8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cec:	f023 0310 	bic.w	r3, r3, #16
 8005cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	330c      	adds	r3, #12
 8005cfa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005cfe:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d00:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d06:	e841 2300 	strex	r3, r2, [r1]
 8005d0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1e3      	bne.n	8005cda <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fc fbb8 	bl	800248c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	4619      	mov	r1, r3
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f8bf 	bl	8005eb6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d38:	e09c      	b.n	8005e74 <HAL_UART_IRQHandler+0x518>
 8005d3a:	bf00      	nop
 8005d3c:	08006043 	.word	0x08006043
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 808e 	beq.w	8005e78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 8089 	beq.w	8005e78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	330c      	adds	r3, #12
 8005d6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d70:	e853 3f00 	ldrex	r3, [r3]
 8005d74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	330c      	adds	r3, #12
 8005d86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005d8a:	647a      	str	r2, [r7, #68]	; 0x44
 8005d8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d92:	e841 2300 	strex	r3, r2, [r1]
 8005d96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1e3      	bne.n	8005d66 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	3314      	adds	r3, #20
 8005da4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	623b      	str	r3, [r7, #32]
   return(result);
 8005dae:	6a3b      	ldr	r3, [r7, #32]
 8005db0:	f023 0301 	bic.w	r3, r3, #1
 8005db4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3314      	adds	r3, #20
 8005dbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005dc2:	633a      	str	r2, [r7, #48]	; 0x30
 8005dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e3      	bne.n	8005d9e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2220      	movs	r2, #32
 8005dda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	330c      	adds	r3, #12
 8005dea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	e853 3f00 	ldrex	r3, [r3]
 8005df2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0310 	bic.w	r3, r3, #16
 8005dfa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	330c      	adds	r3, #12
 8005e04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005e08:	61fa      	str	r2, [r7, #28]
 8005e0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0c:	69b9      	ldr	r1, [r7, #24]
 8005e0e:	69fa      	ldr	r2, [r7, #28]
 8005e10:	e841 2300 	strex	r3, r2, [r1]
 8005e14:	617b      	str	r3, [r7, #20]
   return(result);
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1e3      	bne.n	8005de4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e26:	4619      	mov	r1, r3
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f844 	bl	8005eb6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e2e:	e023      	b.n	8005e78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d009      	beq.n	8005e50 <HAL_UART_IRQHandler+0x4f4>
 8005e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f90e 	bl	800606a <UART_Transmit_IT>
    return;
 8005e4e:	e014      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00e      	beq.n	8005e7a <HAL_UART_IRQHandler+0x51e>
 8005e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 f94d 	bl	8006108 <UART_EndTransmit_IT>
    return;
 8005e6e:	e004      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
    return;
 8005e70:	bf00      	nop
 8005e72:	e002      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e74:	bf00      	nop
 8005e76:	e000      	b.n	8005e7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e78:	bf00      	nop
  }
}
 8005e7a:	37e8      	adds	r7, #232	; 0xe8
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bc80      	pop	{r7}
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b083      	sub	sp, #12
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bc80      	pop	{r7}
 8005eca:	4770      	bx	lr

08005ecc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	4613      	mov	r3, r2
 8005eda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005edc:	e03b      	b.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee4:	d037      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ee6:	f7fc f8db 	bl	80020a0 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	6a3a      	ldr	r2, [r7, #32]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d302      	bcc.n	8005efc <UART_WaitOnFlagUntilTimeout+0x30>
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e03a      	b.n	8005f76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f003 0304 	and.w	r3, r3, #4
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d023      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	2b80      	cmp	r3, #128	; 0x80
 8005f12:	d020      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b40      	cmp	r3, #64	; 0x40
 8005f18:	d01d      	beq.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b08      	cmp	r3, #8
 8005f26:	d116      	bne.n	8005f56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 f81d 	bl	8005f7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2208      	movs	r2, #8
 8005f48:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e00f      	b.n	8005f76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	4013      	ands	r3, r2
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	bf0c      	ite	eq
 8005f66:	2301      	moveq	r3, #1
 8005f68:	2300      	movne	r3, #0
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	79fb      	ldrb	r3, [r7, #7]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d0b4      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b095      	sub	sp, #84	; 0x54
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	330c      	adds	r3, #12
 8005f8c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	330c      	adds	r3, #12
 8005fa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fa6:	643a      	str	r2, [r7, #64]	; 0x40
 8005fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005fac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e5      	bne.n	8005f86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3314      	adds	r3, #20
 8005fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc2:	6a3b      	ldr	r3, [r7, #32]
 8005fc4:	e853 3f00 	ldrex	r3, [r3]
 8005fc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	f023 0301 	bic.w	r3, r3, #1
 8005fd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3314      	adds	r3, #20
 8005fd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fdc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005fe0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fe2:	e841 2300 	strex	r3, r2, [r1]
 8005fe6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d1e5      	bne.n	8005fba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d119      	bne.n	800602a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	330c      	adds	r3, #12
 8005ffc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	e853 3f00 	ldrex	r3, [r3]
 8006004:	60bb      	str	r3, [r7, #8]
   return(result);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f023 0310 	bic.w	r3, r3, #16
 800600c:	647b      	str	r3, [r7, #68]	; 0x44
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006016:	61ba      	str	r2, [r7, #24]
 8006018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	6979      	ldr	r1, [r7, #20]
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	613b      	str	r3, [r7, #16]
   return(result);
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e5      	bne.n	8005ff6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006038:	bf00      	nop
 800603a:	3754      	adds	r7, #84	; 0x54
 800603c:	46bd      	mov	sp, r7
 800603e:	bc80      	pop	{r7}
 8006040:	4770      	bx	lr

08006042 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b084      	sub	sp, #16
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f7ff ff21 	bl	8005ea4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006062:	bf00      	nop
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800606a:	b480      	push	{r7}
 800606c:	b085      	sub	sp, #20
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b21      	cmp	r3, #33	; 0x21
 800607c:	d13e      	bne.n	80060fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006086:	d114      	bne.n	80060b2 <UART_Transmit_IT+0x48>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d110      	bne.n	80060b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	881b      	ldrh	r3, [r3, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	1c9a      	adds	r2, r3, #2
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	621a      	str	r2, [r3, #32]
 80060b0:	e008      	b.n	80060c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	1c59      	adds	r1, r3, #1
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6211      	str	r1, [r2, #32]
 80060bc:	781a      	ldrb	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	4619      	mov	r1, r3
 80060d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d10f      	bne.n	80060f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060f8:	2300      	movs	r3, #0
 80060fa:	e000      	b.n	80060fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80060fc:	2302      	movs	r3, #2
  }
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr

08006108 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800611e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f7ff fea9 	bl	8005e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08c      	sub	sp, #48	; 0x30
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b22      	cmp	r3, #34	; 0x22
 800614a:	f040 80ae 	bne.w	80062aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006156:	d117      	bne.n	8006188 <UART_Receive_IT+0x50>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d113      	bne.n	8006188 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006160:	2300      	movs	r3, #0
 8006162:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006168:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	b29b      	uxth	r3, r3
 8006172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006176:	b29a      	uxth	r2, r3
 8006178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006180:	1c9a      	adds	r2, r3, #2
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	629a      	str	r2, [r3, #40]	; 0x28
 8006186:	e026      	b.n	80061d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800618e:	2300      	movs	r3, #0
 8006190:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800619a:	d007      	beq.n	80061ac <UART_Receive_IT+0x74>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10a      	bne.n	80061ba <UART_Receive_IT+0x82>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d106      	bne.n	80061ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061b6:	701a      	strb	r2, [r3, #0]
 80061b8:	e008      	b.n	80061cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061c6:	b2da      	uxtb	r2, r3
 80061c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061da:	b29b      	uxth	r3, r3
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29b      	uxth	r3, r3
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	4619      	mov	r1, r3
 80061e4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d15d      	bne.n	80062a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0220 	bic.w	r2, r2, #32
 80061f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68da      	ldr	r2, [r3, #12]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006208:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	695a      	ldr	r2, [r3, #20]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 0201 	bic.w	r2, r2, #1
 8006218:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2220      	movs	r2, #32
 800621e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622c:	2b01      	cmp	r3, #1
 800622e:	d135      	bne.n	800629c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	330c      	adds	r3, #12
 800623c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	e853 3f00 	ldrex	r3, [r3]
 8006244:	613b      	str	r3, [r7, #16]
   return(result);
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f023 0310 	bic.w	r3, r3, #16
 800624c:	627b      	str	r3, [r7, #36]	; 0x24
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006256:	623a      	str	r2, [r7, #32]
 8006258:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	69f9      	ldr	r1, [r7, #28]
 800625c:	6a3a      	ldr	r2, [r7, #32]
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	61bb      	str	r3, [r7, #24]
   return(result);
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e5      	bne.n	8006236 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0310 	and.w	r3, r3, #16
 8006274:	2b10      	cmp	r3, #16
 8006276:	d10a      	bne.n	800628e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006278:	2300      	movs	r3, #0
 800627a:	60fb      	str	r3, [r7, #12]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	60fb      	str	r3, [r7, #12]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	60fb      	str	r3, [r7, #12]
 800628c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006292:	4619      	mov	r1, r3
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f7ff fe0e 	bl	8005eb6 <HAL_UARTEx_RxEventCallback>
 800629a:	e002      	b.n	80062a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f7ff fdf8 	bl	8005e92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e002      	b.n	80062ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80062a6:	2300      	movs	r3, #0
 80062a8:	e000      	b.n	80062ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80062aa:	2302      	movs	r3, #2
  }
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3730      	adds	r7, #48	; 0x30
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	431a      	orrs	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80062ee:	f023 030c 	bic.w	r3, r3, #12
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6812      	ldr	r2, [r2, #0]
 80062f6:	68b9      	ldr	r1, [r7, #8]
 80062f8:	430b      	orrs	r3, r1
 80062fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699a      	ldr	r2, [r3, #24]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	430a      	orrs	r2, r1
 8006310:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a2c      	ldr	r2, [pc, #176]	; (80063c8 <UART_SetConfig+0x114>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d103      	bne.n	8006324 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800631c:	f7fe f832 	bl	8004384 <HAL_RCC_GetPCLK2Freq>
 8006320:	60f8      	str	r0, [r7, #12]
 8006322:	e002      	b.n	800632a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006324:	f7fe f81a 	bl	800435c <HAL_RCC_GetPCLK1Freq>
 8006328:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	4613      	mov	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	4413      	add	r3, r2
 8006332:	009a      	lsls	r2, r3, #2
 8006334:	441a      	add	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006340:	4a22      	ldr	r2, [pc, #136]	; (80063cc <UART_SetConfig+0x118>)
 8006342:	fba2 2303 	umull	r2, r3, r2, r3
 8006346:	095b      	lsrs	r3, r3, #5
 8006348:	0119      	lsls	r1, r3, #4
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	4613      	mov	r3, r2
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	4413      	add	r3, r2
 8006352:	009a      	lsls	r2, r3, #2
 8006354:	441a      	add	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006360:	4b1a      	ldr	r3, [pc, #104]	; (80063cc <UART_SetConfig+0x118>)
 8006362:	fba3 0302 	umull	r0, r3, r3, r2
 8006366:	095b      	lsrs	r3, r3, #5
 8006368:	2064      	movs	r0, #100	; 0x64
 800636a:	fb00 f303 	mul.w	r3, r0, r3
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	3332      	adds	r3, #50	; 0x32
 8006374:	4a15      	ldr	r2, [pc, #84]	; (80063cc <UART_SetConfig+0x118>)
 8006376:	fba2 2303 	umull	r2, r3, r2, r3
 800637a:	095b      	lsrs	r3, r3, #5
 800637c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006380:	4419      	add	r1, r3
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4613      	mov	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4413      	add	r3, r2
 800638a:	009a      	lsls	r2, r3, #2
 800638c:	441a      	add	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	fbb2 f2f3 	udiv	r2, r2, r3
 8006398:	4b0c      	ldr	r3, [pc, #48]	; (80063cc <UART_SetConfig+0x118>)
 800639a:	fba3 0302 	umull	r0, r3, r3, r2
 800639e:	095b      	lsrs	r3, r3, #5
 80063a0:	2064      	movs	r0, #100	; 0x64
 80063a2:	fb00 f303 	mul.w	r3, r0, r3
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	011b      	lsls	r3, r3, #4
 80063aa:	3332      	adds	r3, #50	; 0x32
 80063ac:	4a07      	ldr	r2, [pc, #28]	; (80063cc <UART_SetConfig+0x118>)
 80063ae:	fba2 2303 	umull	r2, r3, r2, r3
 80063b2:	095b      	lsrs	r3, r3, #5
 80063b4:	f003 020f 	and.w	r2, r3, #15
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	440a      	add	r2, r1
 80063be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80063c0:	bf00      	nop
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	40013800 	.word	0x40013800
 80063cc:	51eb851f 	.word	0x51eb851f

080063d0 <__errno>:
 80063d0:	4b01      	ldr	r3, [pc, #4]	; (80063d8 <__errno+0x8>)
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	2000000c 	.word	0x2000000c

080063dc <__libc_init_array>:
 80063dc:	b570      	push	{r4, r5, r6, lr}
 80063de:	2600      	movs	r6, #0
 80063e0:	4d0c      	ldr	r5, [pc, #48]	; (8006414 <__libc_init_array+0x38>)
 80063e2:	4c0d      	ldr	r4, [pc, #52]	; (8006418 <__libc_init_array+0x3c>)
 80063e4:	1b64      	subs	r4, r4, r5
 80063e6:	10a4      	asrs	r4, r4, #2
 80063e8:	42a6      	cmp	r6, r4
 80063ea:	d109      	bne.n	8006400 <__libc_init_array+0x24>
 80063ec:	f002 feba 	bl	8009164 <_init>
 80063f0:	2600      	movs	r6, #0
 80063f2:	4d0a      	ldr	r5, [pc, #40]	; (800641c <__libc_init_array+0x40>)
 80063f4:	4c0a      	ldr	r4, [pc, #40]	; (8006420 <__libc_init_array+0x44>)
 80063f6:	1b64      	subs	r4, r4, r5
 80063f8:	10a4      	asrs	r4, r4, #2
 80063fa:	42a6      	cmp	r6, r4
 80063fc:	d105      	bne.n	800640a <__libc_init_array+0x2e>
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	f855 3b04 	ldr.w	r3, [r5], #4
 8006404:	4798      	blx	r3
 8006406:	3601      	adds	r6, #1
 8006408:	e7ee      	b.n	80063e8 <__libc_init_array+0xc>
 800640a:	f855 3b04 	ldr.w	r3, [r5], #4
 800640e:	4798      	blx	r3
 8006410:	3601      	adds	r6, #1
 8006412:	e7f2      	b.n	80063fa <__libc_init_array+0x1e>
 8006414:	080095e4 	.word	0x080095e4
 8006418:	080095e4 	.word	0x080095e4
 800641c:	080095e4 	.word	0x080095e4
 8006420:	080095e8 	.word	0x080095e8

08006424 <memset>:
 8006424:	4603      	mov	r3, r0
 8006426:	4402      	add	r2, r0
 8006428:	4293      	cmp	r3, r2
 800642a:	d100      	bne.n	800642e <memset+0xa>
 800642c:	4770      	bx	lr
 800642e:	f803 1b01 	strb.w	r1, [r3], #1
 8006432:	e7f9      	b.n	8006428 <memset+0x4>

08006434 <__cvt>:
 8006434:	2b00      	cmp	r3, #0
 8006436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643a:	461f      	mov	r7, r3
 800643c:	bfbb      	ittet	lt
 800643e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006442:	461f      	movlt	r7, r3
 8006444:	2300      	movge	r3, #0
 8006446:	232d      	movlt	r3, #45	; 0x2d
 8006448:	b088      	sub	sp, #32
 800644a:	4614      	mov	r4, r2
 800644c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800644e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006450:	7013      	strb	r3, [r2, #0]
 8006452:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006454:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006458:	f023 0820 	bic.w	r8, r3, #32
 800645c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006460:	d005      	beq.n	800646e <__cvt+0x3a>
 8006462:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006466:	d100      	bne.n	800646a <__cvt+0x36>
 8006468:	3501      	adds	r5, #1
 800646a:	2302      	movs	r3, #2
 800646c:	e000      	b.n	8006470 <__cvt+0x3c>
 800646e:	2303      	movs	r3, #3
 8006470:	aa07      	add	r2, sp, #28
 8006472:	9204      	str	r2, [sp, #16]
 8006474:	aa06      	add	r2, sp, #24
 8006476:	e9cd a202 	strd	sl, r2, [sp, #8]
 800647a:	e9cd 3500 	strd	r3, r5, [sp]
 800647e:	4622      	mov	r2, r4
 8006480:	463b      	mov	r3, r7
 8006482:	f000 fce5 	bl	8006e50 <_dtoa_r>
 8006486:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800648a:	4606      	mov	r6, r0
 800648c:	d102      	bne.n	8006494 <__cvt+0x60>
 800648e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006490:	07db      	lsls	r3, r3, #31
 8006492:	d522      	bpl.n	80064da <__cvt+0xa6>
 8006494:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006498:	eb06 0905 	add.w	r9, r6, r5
 800649c:	d110      	bne.n	80064c0 <__cvt+0x8c>
 800649e:	7833      	ldrb	r3, [r6, #0]
 80064a0:	2b30      	cmp	r3, #48	; 0x30
 80064a2:	d10a      	bne.n	80064ba <__cvt+0x86>
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4620      	mov	r0, r4
 80064aa:	4639      	mov	r1, r7
 80064ac:	f7fa fa7c 	bl	80009a8 <__aeabi_dcmpeq>
 80064b0:	b918      	cbnz	r0, 80064ba <__cvt+0x86>
 80064b2:	f1c5 0501 	rsb	r5, r5, #1
 80064b6:	f8ca 5000 	str.w	r5, [sl]
 80064ba:	f8da 3000 	ldr.w	r3, [sl]
 80064be:	4499      	add	r9, r3
 80064c0:	2200      	movs	r2, #0
 80064c2:	2300      	movs	r3, #0
 80064c4:	4620      	mov	r0, r4
 80064c6:	4639      	mov	r1, r7
 80064c8:	f7fa fa6e 	bl	80009a8 <__aeabi_dcmpeq>
 80064cc:	b108      	cbz	r0, 80064d2 <__cvt+0x9e>
 80064ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80064d2:	2230      	movs	r2, #48	; 0x30
 80064d4:	9b07      	ldr	r3, [sp, #28]
 80064d6:	454b      	cmp	r3, r9
 80064d8:	d307      	bcc.n	80064ea <__cvt+0xb6>
 80064da:	4630      	mov	r0, r6
 80064dc:	9b07      	ldr	r3, [sp, #28]
 80064de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80064e0:	1b9b      	subs	r3, r3, r6
 80064e2:	6013      	str	r3, [r2, #0]
 80064e4:	b008      	add	sp, #32
 80064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ea:	1c59      	adds	r1, r3, #1
 80064ec:	9107      	str	r1, [sp, #28]
 80064ee:	701a      	strb	r2, [r3, #0]
 80064f0:	e7f0      	b.n	80064d4 <__cvt+0xa0>

080064f2 <__exponent>:
 80064f2:	4603      	mov	r3, r0
 80064f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064f6:	2900      	cmp	r1, #0
 80064f8:	f803 2b02 	strb.w	r2, [r3], #2
 80064fc:	bfb6      	itet	lt
 80064fe:	222d      	movlt	r2, #45	; 0x2d
 8006500:	222b      	movge	r2, #43	; 0x2b
 8006502:	4249      	neglt	r1, r1
 8006504:	2909      	cmp	r1, #9
 8006506:	7042      	strb	r2, [r0, #1]
 8006508:	dd2b      	ble.n	8006562 <__exponent+0x70>
 800650a:	f10d 0407 	add.w	r4, sp, #7
 800650e:	46a4      	mov	ip, r4
 8006510:	270a      	movs	r7, #10
 8006512:	fb91 f6f7 	sdiv	r6, r1, r7
 8006516:	460a      	mov	r2, r1
 8006518:	46a6      	mov	lr, r4
 800651a:	fb07 1516 	mls	r5, r7, r6, r1
 800651e:	2a63      	cmp	r2, #99	; 0x63
 8006520:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006524:	4631      	mov	r1, r6
 8006526:	f104 34ff 	add.w	r4, r4, #4294967295
 800652a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800652e:	dcf0      	bgt.n	8006512 <__exponent+0x20>
 8006530:	3130      	adds	r1, #48	; 0x30
 8006532:	f1ae 0502 	sub.w	r5, lr, #2
 8006536:	f804 1c01 	strb.w	r1, [r4, #-1]
 800653a:	4629      	mov	r1, r5
 800653c:	1c44      	adds	r4, r0, #1
 800653e:	4561      	cmp	r1, ip
 8006540:	d30a      	bcc.n	8006558 <__exponent+0x66>
 8006542:	f10d 0209 	add.w	r2, sp, #9
 8006546:	eba2 020e 	sub.w	r2, r2, lr
 800654a:	4565      	cmp	r5, ip
 800654c:	bf88      	it	hi
 800654e:	2200      	movhi	r2, #0
 8006550:	4413      	add	r3, r2
 8006552:	1a18      	subs	r0, r3, r0
 8006554:	b003      	add	sp, #12
 8006556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006558:	f811 2b01 	ldrb.w	r2, [r1], #1
 800655c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006560:	e7ed      	b.n	800653e <__exponent+0x4c>
 8006562:	2330      	movs	r3, #48	; 0x30
 8006564:	3130      	adds	r1, #48	; 0x30
 8006566:	7083      	strb	r3, [r0, #2]
 8006568:	70c1      	strb	r1, [r0, #3]
 800656a:	1d03      	adds	r3, r0, #4
 800656c:	e7f1      	b.n	8006552 <__exponent+0x60>
	...

08006570 <_printf_float>:
 8006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006574:	b091      	sub	sp, #68	; 0x44
 8006576:	460c      	mov	r4, r1
 8006578:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800657c:	4616      	mov	r6, r2
 800657e:	461f      	mov	r7, r3
 8006580:	4605      	mov	r5, r0
 8006582:	f001 fa53 	bl	8007a2c <_localeconv_r>
 8006586:	6803      	ldr	r3, [r0, #0]
 8006588:	4618      	mov	r0, r3
 800658a:	9309      	str	r3, [sp, #36]	; 0x24
 800658c:	f7f9 fde0 	bl	8000150 <strlen>
 8006590:	2300      	movs	r3, #0
 8006592:	930e      	str	r3, [sp, #56]	; 0x38
 8006594:	f8d8 3000 	ldr.w	r3, [r8]
 8006598:	900a      	str	r0, [sp, #40]	; 0x28
 800659a:	3307      	adds	r3, #7
 800659c:	f023 0307 	bic.w	r3, r3, #7
 80065a0:	f103 0208 	add.w	r2, r3, #8
 80065a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80065a8:	f8d4 b000 	ldr.w	fp, [r4]
 80065ac:	f8c8 2000 	str.w	r2, [r8]
 80065b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80065b8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80065bc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80065c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80065c2:	f04f 32ff 	mov.w	r2, #4294967295
 80065c6:	4640      	mov	r0, r8
 80065c8:	4b9c      	ldr	r3, [pc, #624]	; (800683c <_printf_float+0x2cc>)
 80065ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065cc:	f7fa fa1e 	bl	8000a0c <__aeabi_dcmpun>
 80065d0:	bb70      	cbnz	r0, 8006630 <_printf_float+0xc0>
 80065d2:	f04f 32ff 	mov.w	r2, #4294967295
 80065d6:	4640      	mov	r0, r8
 80065d8:	4b98      	ldr	r3, [pc, #608]	; (800683c <_printf_float+0x2cc>)
 80065da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065dc:	f7fa f9f8 	bl	80009d0 <__aeabi_dcmple>
 80065e0:	bb30      	cbnz	r0, 8006630 <_printf_float+0xc0>
 80065e2:	2200      	movs	r2, #0
 80065e4:	2300      	movs	r3, #0
 80065e6:	4640      	mov	r0, r8
 80065e8:	4651      	mov	r1, sl
 80065ea:	f7fa f9e7 	bl	80009bc <__aeabi_dcmplt>
 80065ee:	b110      	cbz	r0, 80065f6 <_printf_float+0x86>
 80065f0:	232d      	movs	r3, #45	; 0x2d
 80065f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065f6:	4b92      	ldr	r3, [pc, #584]	; (8006840 <_printf_float+0x2d0>)
 80065f8:	4892      	ldr	r0, [pc, #584]	; (8006844 <_printf_float+0x2d4>)
 80065fa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80065fe:	bf94      	ite	ls
 8006600:	4698      	movls	r8, r3
 8006602:	4680      	movhi	r8, r0
 8006604:	2303      	movs	r3, #3
 8006606:	f04f 0a00 	mov.w	sl, #0
 800660a:	6123      	str	r3, [r4, #16]
 800660c:	f02b 0304 	bic.w	r3, fp, #4
 8006610:	6023      	str	r3, [r4, #0]
 8006612:	4633      	mov	r3, r6
 8006614:	4621      	mov	r1, r4
 8006616:	4628      	mov	r0, r5
 8006618:	9700      	str	r7, [sp, #0]
 800661a:	aa0f      	add	r2, sp, #60	; 0x3c
 800661c:	f000 f9d4 	bl	80069c8 <_printf_common>
 8006620:	3001      	adds	r0, #1
 8006622:	f040 8090 	bne.w	8006746 <_printf_float+0x1d6>
 8006626:	f04f 30ff 	mov.w	r0, #4294967295
 800662a:	b011      	add	sp, #68	; 0x44
 800662c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006630:	4642      	mov	r2, r8
 8006632:	4653      	mov	r3, sl
 8006634:	4640      	mov	r0, r8
 8006636:	4651      	mov	r1, sl
 8006638:	f7fa f9e8 	bl	8000a0c <__aeabi_dcmpun>
 800663c:	b148      	cbz	r0, 8006652 <_printf_float+0xe2>
 800663e:	f1ba 0f00 	cmp.w	sl, #0
 8006642:	bfb8      	it	lt
 8006644:	232d      	movlt	r3, #45	; 0x2d
 8006646:	4880      	ldr	r0, [pc, #512]	; (8006848 <_printf_float+0x2d8>)
 8006648:	bfb8      	it	lt
 800664a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800664e:	4b7f      	ldr	r3, [pc, #508]	; (800684c <_printf_float+0x2dc>)
 8006650:	e7d3      	b.n	80065fa <_printf_float+0x8a>
 8006652:	6863      	ldr	r3, [r4, #4]
 8006654:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006658:	1c5a      	adds	r2, r3, #1
 800665a:	d142      	bne.n	80066e2 <_printf_float+0x172>
 800665c:	2306      	movs	r3, #6
 800665e:	6063      	str	r3, [r4, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	9206      	str	r2, [sp, #24]
 8006664:	aa0e      	add	r2, sp, #56	; 0x38
 8006666:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800666a:	aa0d      	add	r2, sp, #52	; 0x34
 800666c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006670:	9203      	str	r2, [sp, #12]
 8006672:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006676:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800667a:	6023      	str	r3, [r4, #0]
 800667c:	6863      	ldr	r3, [r4, #4]
 800667e:	4642      	mov	r2, r8
 8006680:	9300      	str	r3, [sp, #0]
 8006682:	4628      	mov	r0, r5
 8006684:	4653      	mov	r3, sl
 8006686:	910b      	str	r1, [sp, #44]	; 0x2c
 8006688:	f7ff fed4 	bl	8006434 <__cvt>
 800668c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800668e:	4680      	mov	r8, r0
 8006690:	2947      	cmp	r1, #71	; 0x47
 8006692:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006694:	d108      	bne.n	80066a8 <_printf_float+0x138>
 8006696:	1cc8      	adds	r0, r1, #3
 8006698:	db02      	blt.n	80066a0 <_printf_float+0x130>
 800669a:	6863      	ldr	r3, [r4, #4]
 800669c:	4299      	cmp	r1, r3
 800669e:	dd40      	ble.n	8006722 <_printf_float+0x1b2>
 80066a0:	f1a9 0902 	sub.w	r9, r9, #2
 80066a4:	fa5f f989 	uxtb.w	r9, r9
 80066a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80066ac:	d81f      	bhi.n	80066ee <_printf_float+0x17e>
 80066ae:	464a      	mov	r2, r9
 80066b0:	3901      	subs	r1, #1
 80066b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80066b6:	910d      	str	r1, [sp, #52]	; 0x34
 80066b8:	f7ff ff1b 	bl	80064f2 <__exponent>
 80066bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066be:	4682      	mov	sl, r0
 80066c0:	1813      	adds	r3, r2, r0
 80066c2:	2a01      	cmp	r2, #1
 80066c4:	6123      	str	r3, [r4, #16]
 80066c6:	dc02      	bgt.n	80066ce <_printf_float+0x15e>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	07d2      	lsls	r2, r2, #31
 80066cc:	d501      	bpl.n	80066d2 <_printf_float+0x162>
 80066ce:	3301      	adds	r3, #1
 80066d0:	6123      	str	r3, [r4, #16]
 80066d2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d09b      	beq.n	8006612 <_printf_float+0xa2>
 80066da:	232d      	movs	r3, #45	; 0x2d
 80066dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066e0:	e797      	b.n	8006612 <_printf_float+0xa2>
 80066e2:	2947      	cmp	r1, #71	; 0x47
 80066e4:	d1bc      	bne.n	8006660 <_printf_float+0xf0>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1ba      	bne.n	8006660 <_printf_float+0xf0>
 80066ea:	2301      	movs	r3, #1
 80066ec:	e7b7      	b.n	800665e <_printf_float+0xee>
 80066ee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80066f2:	d118      	bne.n	8006726 <_printf_float+0x1b6>
 80066f4:	2900      	cmp	r1, #0
 80066f6:	6863      	ldr	r3, [r4, #4]
 80066f8:	dd0b      	ble.n	8006712 <_printf_float+0x1a2>
 80066fa:	6121      	str	r1, [r4, #16]
 80066fc:	b913      	cbnz	r3, 8006704 <_printf_float+0x194>
 80066fe:	6822      	ldr	r2, [r4, #0]
 8006700:	07d0      	lsls	r0, r2, #31
 8006702:	d502      	bpl.n	800670a <_printf_float+0x19a>
 8006704:	3301      	adds	r3, #1
 8006706:	440b      	add	r3, r1
 8006708:	6123      	str	r3, [r4, #16]
 800670a:	f04f 0a00 	mov.w	sl, #0
 800670e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006710:	e7df      	b.n	80066d2 <_printf_float+0x162>
 8006712:	b913      	cbnz	r3, 800671a <_printf_float+0x1aa>
 8006714:	6822      	ldr	r2, [r4, #0]
 8006716:	07d2      	lsls	r2, r2, #31
 8006718:	d501      	bpl.n	800671e <_printf_float+0x1ae>
 800671a:	3302      	adds	r3, #2
 800671c:	e7f4      	b.n	8006708 <_printf_float+0x198>
 800671e:	2301      	movs	r3, #1
 8006720:	e7f2      	b.n	8006708 <_printf_float+0x198>
 8006722:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006728:	4299      	cmp	r1, r3
 800672a:	db05      	blt.n	8006738 <_printf_float+0x1c8>
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	6121      	str	r1, [r4, #16]
 8006730:	07d8      	lsls	r0, r3, #31
 8006732:	d5ea      	bpl.n	800670a <_printf_float+0x19a>
 8006734:	1c4b      	adds	r3, r1, #1
 8006736:	e7e7      	b.n	8006708 <_printf_float+0x198>
 8006738:	2900      	cmp	r1, #0
 800673a:	bfcc      	ite	gt
 800673c:	2201      	movgt	r2, #1
 800673e:	f1c1 0202 	rsble	r2, r1, #2
 8006742:	4413      	add	r3, r2
 8006744:	e7e0      	b.n	8006708 <_printf_float+0x198>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	055a      	lsls	r2, r3, #21
 800674a:	d407      	bmi.n	800675c <_printf_float+0x1ec>
 800674c:	6923      	ldr	r3, [r4, #16]
 800674e:	4642      	mov	r2, r8
 8006750:	4631      	mov	r1, r6
 8006752:	4628      	mov	r0, r5
 8006754:	47b8      	blx	r7
 8006756:	3001      	adds	r0, #1
 8006758:	d12b      	bne.n	80067b2 <_printf_float+0x242>
 800675a:	e764      	b.n	8006626 <_printf_float+0xb6>
 800675c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006760:	f240 80dd 	bls.w	800691e <_printf_float+0x3ae>
 8006764:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006768:	2200      	movs	r2, #0
 800676a:	2300      	movs	r3, #0
 800676c:	f7fa f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8006770:	2800      	cmp	r0, #0
 8006772:	d033      	beq.n	80067dc <_printf_float+0x26c>
 8006774:	2301      	movs	r3, #1
 8006776:	4631      	mov	r1, r6
 8006778:	4628      	mov	r0, r5
 800677a:	4a35      	ldr	r2, [pc, #212]	; (8006850 <_printf_float+0x2e0>)
 800677c:	47b8      	blx	r7
 800677e:	3001      	adds	r0, #1
 8006780:	f43f af51 	beq.w	8006626 <_printf_float+0xb6>
 8006784:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006788:	429a      	cmp	r2, r3
 800678a:	db02      	blt.n	8006792 <_printf_float+0x222>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	07d8      	lsls	r0, r3, #31
 8006790:	d50f      	bpl.n	80067b2 <_printf_float+0x242>
 8006792:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	f43f af42 	beq.w	8006626 <_printf_float+0xb6>
 80067a2:	f04f 0800 	mov.w	r8, #0
 80067a6:	f104 091a 	add.w	r9, r4, #26
 80067aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067ac:	3b01      	subs	r3, #1
 80067ae:	4543      	cmp	r3, r8
 80067b0:	dc09      	bgt.n	80067c6 <_printf_float+0x256>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	079b      	lsls	r3, r3, #30
 80067b6:	f100 8102 	bmi.w	80069be <_printf_float+0x44e>
 80067ba:	68e0      	ldr	r0, [r4, #12]
 80067bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067be:	4298      	cmp	r0, r3
 80067c0:	bfb8      	it	lt
 80067c2:	4618      	movlt	r0, r3
 80067c4:	e731      	b.n	800662a <_printf_float+0xba>
 80067c6:	2301      	movs	r3, #1
 80067c8:	464a      	mov	r2, r9
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	47b8      	blx	r7
 80067d0:	3001      	adds	r0, #1
 80067d2:	f43f af28 	beq.w	8006626 <_printf_float+0xb6>
 80067d6:	f108 0801 	add.w	r8, r8, #1
 80067da:	e7e6      	b.n	80067aa <_printf_float+0x23a>
 80067dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067de:	2b00      	cmp	r3, #0
 80067e0:	dc38      	bgt.n	8006854 <_printf_float+0x2e4>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4631      	mov	r1, r6
 80067e6:	4628      	mov	r0, r5
 80067e8:	4a19      	ldr	r2, [pc, #100]	; (8006850 <_printf_float+0x2e0>)
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	f43f af1a 	beq.w	8006626 <_printf_float+0xb6>
 80067f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80067f6:	4313      	orrs	r3, r2
 80067f8:	d102      	bne.n	8006800 <_printf_float+0x290>
 80067fa:	6823      	ldr	r3, [r4, #0]
 80067fc:	07d9      	lsls	r1, r3, #31
 80067fe:	d5d8      	bpl.n	80067b2 <_printf_float+0x242>
 8006800:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006804:	4631      	mov	r1, r6
 8006806:	4628      	mov	r0, r5
 8006808:	47b8      	blx	r7
 800680a:	3001      	adds	r0, #1
 800680c:	f43f af0b 	beq.w	8006626 <_printf_float+0xb6>
 8006810:	f04f 0900 	mov.w	r9, #0
 8006814:	f104 0a1a 	add.w	sl, r4, #26
 8006818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800681a:	425b      	negs	r3, r3
 800681c:	454b      	cmp	r3, r9
 800681e:	dc01      	bgt.n	8006824 <_printf_float+0x2b4>
 8006820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006822:	e794      	b.n	800674e <_printf_float+0x1de>
 8006824:	2301      	movs	r3, #1
 8006826:	4652      	mov	r2, sl
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	f43f aef9 	beq.w	8006626 <_printf_float+0xb6>
 8006834:	f109 0901 	add.w	r9, r9, #1
 8006838:	e7ee      	b.n	8006818 <_printf_float+0x2a8>
 800683a:	bf00      	nop
 800683c:	7fefffff 	.word	0x7fefffff
 8006840:	08009208 	.word	0x08009208
 8006844:	0800920c 	.word	0x0800920c
 8006848:	08009214 	.word	0x08009214
 800684c:	08009210 	.word	0x08009210
 8006850:	08009218 	.word	0x08009218
 8006854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006858:	429a      	cmp	r2, r3
 800685a:	bfa8      	it	ge
 800685c:	461a      	movge	r2, r3
 800685e:	2a00      	cmp	r2, #0
 8006860:	4691      	mov	r9, r2
 8006862:	dc37      	bgt.n	80068d4 <_printf_float+0x364>
 8006864:	f04f 0b00 	mov.w	fp, #0
 8006868:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800686c:	f104 021a 	add.w	r2, r4, #26
 8006870:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006874:	ebaa 0309 	sub.w	r3, sl, r9
 8006878:	455b      	cmp	r3, fp
 800687a:	dc33      	bgt.n	80068e4 <_printf_float+0x374>
 800687c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006880:	429a      	cmp	r2, r3
 8006882:	db3b      	blt.n	80068fc <_printf_float+0x38c>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	07da      	lsls	r2, r3, #31
 8006888:	d438      	bmi.n	80068fc <_printf_float+0x38c>
 800688a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800688c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800688e:	eba2 030a 	sub.w	r3, r2, sl
 8006892:	eba2 0901 	sub.w	r9, r2, r1
 8006896:	4599      	cmp	r9, r3
 8006898:	bfa8      	it	ge
 800689a:	4699      	movge	r9, r3
 800689c:	f1b9 0f00 	cmp.w	r9, #0
 80068a0:	dc34      	bgt.n	800690c <_printf_float+0x39c>
 80068a2:	f04f 0800 	mov.w	r8, #0
 80068a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068aa:	f104 0a1a 	add.w	sl, r4, #26
 80068ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068b2:	1a9b      	subs	r3, r3, r2
 80068b4:	eba3 0309 	sub.w	r3, r3, r9
 80068b8:	4543      	cmp	r3, r8
 80068ba:	f77f af7a 	ble.w	80067b2 <_printf_float+0x242>
 80068be:	2301      	movs	r3, #1
 80068c0:	4652      	mov	r2, sl
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	47b8      	blx	r7
 80068c8:	3001      	adds	r0, #1
 80068ca:	f43f aeac 	beq.w	8006626 <_printf_float+0xb6>
 80068ce:	f108 0801 	add.w	r8, r8, #1
 80068d2:	e7ec      	b.n	80068ae <_printf_float+0x33e>
 80068d4:	4613      	mov	r3, r2
 80068d6:	4631      	mov	r1, r6
 80068d8:	4642      	mov	r2, r8
 80068da:	4628      	mov	r0, r5
 80068dc:	47b8      	blx	r7
 80068de:	3001      	adds	r0, #1
 80068e0:	d1c0      	bne.n	8006864 <_printf_float+0x2f4>
 80068e2:	e6a0      	b.n	8006626 <_printf_float+0xb6>
 80068e4:	2301      	movs	r3, #1
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80068ec:	47b8      	blx	r7
 80068ee:	3001      	adds	r0, #1
 80068f0:	f43f ae99 	beq.w	8006626 <_printf_float+0xb6>
 80068f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068f6:	f10b 0b01 	add.w	fp, fp, #1
 80068fa:	e7b9      	b.n	8006870 <_printf_float+0x300>
 80068fc:	4631      	mov	r1, r6
 80068fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006902:	4628      	mov	r0, r5
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	d1bf      	bne.n	800688a <_printf_float+0x31a>
 800690a:	e68c      	b.n	8006626 <_printf_float+0xb6>
 800690c:	464b      	mov	r3, r9
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	eb08 020a 	add.w	r2, r8, sl
 8006916:	47b8      	blx	r7
 8006918:	3001      	adds	r0, #1
 800691a:	d1c2      	bne.n	80068a2 <_printf_float+0x332>
 800691c:	e683      	b.n	8006626 <_printf_float+0xb6>
 800691e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006920:	2a01      	cmp	r2, #1
 8006922:	dc01      	bgt.n	8006928 <_printf_float+0x3b8>
 8006924:	07db      	lsls	r3, r3, #31
 8006926:	d537      	bpl.n	8006998 <_printf_float+0x428>
 8006928:	2301      	movs	r3, #1
 800692a:	4642      	mov	r2, r8
 800692c:	4631      	mov	r1, r6
 800692e:	4628      	mov	r0, r5
 8006930:	47b8      	blx	r7
 8006932:	3001      	adds	r0, #1
 8006934:	f43f ae77 	beq.w	8006626 <_printf_float+0xb6>
 8006938:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f ae6f 	beq.w	8006626 <_printf_float+0xb6>
 8006948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800694c:	2200      	movs	r2, #0
 800694e:	2300      	movs	r3, #0
 8006950:	f7fa f82a 	bl	80009a8 <__aeabi_dcmpeq>
 8006954:	b9d8      	cbnz	r0, 800698e <_printf_float+0x41e>
 8006956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006958:	f108 0201 	add.w	r2, r8, #1
 800695c:	3b01      	subs	r3, #1
 800695e:	4631      	mov	r1, r6
 8006960:	4628      	mov	r0, r5
 8006962:	47b8      	blx	r7
 8006964:	3001      	adds	r0, #1
 8006966:	d10e      	bne.n	8006986 <_printf_float+0x416>
 8006968:	e65d      	b.n	8006626 <_printf_float+0xb6>
 800696a:	2301      	movs	r3, #1
 800696c:	464a      	mov	r2, r9
 800696e:	4631      	mov	r1, r6
 8006970:	4628      	mov	r0, r5
 8006972:	47b8      	blx	r7
 8006974:	3001      	adds	r0, #1
 8006976:	f43f ae56 	beq.w	8006626 <_printf_float+0xb6>
 800697a:	f108 0801 	add.w	r8, r8, #1
 800697e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006980:	3b01      	subs	r3, #1
 8006982:	4543      	cmp	r3, r8
 8006984:	dcf1      	bgt.n	800696a <_printf_float+0x3fa>
 8006986:	4653      	mov	r3, sl
 8006988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800698c:	e6e0      	b.n	8006750 <_printf_float+0x1e0>
 800698e:	f04f 0800 	mov.w	r8, #0
 8006992:	f104 091a 	add.w	r9, r4, #26
 8006996:	e7f2      	b.n	800697e <_printf_float+0x40e>
 8006998:	2301      	movs	r3, #1
 800699a:	4642      	mov	r2, r8
 800699c:	e7df      	b.n	800695e <_printf_float+0x3ee>
 800699e:	2301      	movs	r3, #1
 80069a0:	464a      	mov	r2, r9
 80069a2:	4631      	mov	r1, r6
 80069a4:	4628      	mov	r0, r5
 80069a6:	47b8      	blx	r7
 80069a8:	3001      	adds	r0, #1
 80069aa:	f43f ae3c 	beq.w	8006626 <_printf_float+0xb6>
 80069ae:	f108 0801 	add.w	r8, r8, #1
 80069b2:	68e3      	ldr	r3, [r4, #12]
 80069b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80069b6:	1a5b      	subs	r3, r3, r1
 80069b8:	4543      	cmp	r3, r8
 80069ba:	dcf0      	bgt.n	800699e <_printf_float+0x42e>
 80069bc:	e6fd      	b.n	80067ba <_printf_float+0x24a>
 80069be:	f04f 0800 	mov.w	r8, #0
 80069c2:	f104 0919 	add.w	r9, r4, #25
 80069c6:	e7f4      	b.n	80069b2 <_printf_float+0x442>

080069c8 <_printf_common>:
 80069c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069cc:	4616      	mov	r6, r2
 80069ce:	4699      	mov	r9, r3
 80069d0:	688a      	ldr	r2, [r1, #8]
 80069d2:	690b      	ldr	r3, [r1, #16]
 80069d4:	4607      	mov	r7, r0
 80069d6:	4293      	cmp	r3, r2
 80069d8:	bfb8      	it	lt
 80069da:	4613      	movlt	r3, r2
 80069dc:	6033      	str	r3, [r6, #0]
 80069de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069e2:	460c      	mov	r4, r1
 80069e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069e8:	b10a      	cbz	r2, 80069ee <_printf_common+0x26>
 80069ea:	3301      	adds	r3, #1
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	0699      	lsls	r1, r3, #26
 80069f2:	bf42      	ittt	mi
 80069f4:	6833      	ldrmi	r3, [r6, #0]
 80069f6:	3302      	addmi	r3, #2
 80069f8:	6033      	strmi	r3, [r6, #0]
 80069fa:	6825      	ldr	r5, [r4, #0]
 80069fc:	f015 0506 	ands.w	r5, r5, #6
 8006a00:	d106      	bne.n	8006a10 <_printf_common+0x48>
 8006a02:	f104 0a19 	add.w	sl, r4, #25
 8006a06:	68e3      	ldr	r3, [r4, #12]
 8006a08:	6832      	ldr	r2, [r6, #0]
 8006a0a:	1a9b      	subs	r3, r3, r2
 8006a0c:	42ab      	cmp	r3, r5
 8006a0e:	dc28      	bgt.n	8006a62 <_printf_common+0x9a>
 8006a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a14:	1e13      	subs	r3, r2, #0
 8006a16:	6822      	ldr	r2, [r4, #0]
 8006a18:	bf18      	it	ne
 8006a1a:	2301      	movne	r3, #1
 8006a1c:	0692      	lsls	r2, r2, #26
 8006a1e:	d42d      	bmi.n	8006a7c <_printf_common+0xb4>
 8006a20:	4649      	mov	r1, r9
 8006a22:	4638      	mov	r0, r7
 8006a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a28:	47c0      	blx	r8
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	d020      	beq.n	8006a70 <_printf_common+0xa8>
 8006a2e:	6823      	ldr	r3, [r4, #0]
 8006a30:	68e5      	ldr	r5, [r4, #12]
 8006a32:	f003 0306 	and.w	r3, r3, #6
 8006a36:	2b04      	cmp	r3, #4
 8006a38:	bf18      	it	ne
 8006a3a:	2500      	movne	r5, #0
 8006a3c:	6832      	ldr	r2, [r6, #0]
 8006a3e:	f04f 0600 	mov.w	r6, #0
 8006a42:	68a3      	ldr	r3, [r4, #8]
 8006a44:	bf08      	it	eq
 8006a46:	1aad      	subeq	r5, r5, r2
 8006a48:	6922      	ldr	r2, [r4, #16]
 8006a4a:	bf08      	it	eq
 8006a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a50:	4293      	cmp	r3, r2
 8006a52:	bfc4      	itt	gt
 8006a54:	1a9b      	subgt	r3, r3, r2
 8006a56:	18ed      	addgt	r5, r5, r3
 8006a58:	341a      	adds	r4, #26
 8006a5a:	42b5      	cmp	r5, r6
 8006a5c:	d11a      	bne.n	8006a94 <_printf_common+0xcc>
 8006a5e:	2000      	movs	r0, #0
 8006a60:	e008      	b.n	8006a74 <_printf_common+0xac>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4652      	mov	r2, sl
 8006a66:	4649      	mov	r1, r9
 8006a68:	4638      	mov	r0, r7
 8006a6a:	47c0      	blx	r8
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d103      	bne.n	8006a78 <_printf_common+0xb0>
 8006a70:	f04f 30ff 	mov.w	r0, #4294967295
 8006a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a78:	3501      	adds	r5, #1
 8006a7a:	e7c4      	b.n	8006a06 <_printf_common+0x3e>
 8006a7c:	2030      	movs	r0, #48	; 0x30
 8006a7e:	18e1      	adds	r1, r4, r3
 8006a80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a84:	1c5a      	adds	r2, r3, #1
 8006a86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a8a:	4422      	add	r2, r4
 8006a8c:	3302      	adds	r3, #2
 8006a8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a92:	e7c5      	b.n	8006a20 <_printf_common+0x58>
 8006a94:	2301      	movs	r3, #1
 8006a96:	4622      	mov	r2, r4
 8006a98:	4649      	mov	r1, r9
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	47c0      	blx	r8
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d0e6      	beq.n	8006a70 <_printf_common+0xa8>
 8006aa2:	3601      	adds	r6, #1
 8006aa4:	e7d9      	b.n	8006a5a <_printf_common+0x92>
	...

08006aa8 <_printf_i>:
 8006aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aac:	460c      	mov	r4, r1
 8006aae:	7e27      	ldrb	r7, [r4, #24]
 8006ab0:	4691      	mov	r9, r2
 8006ab2:	2f78      	cmp	r7, #120	; 0x78
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	469a      	mov	sl, r3
 8006ab8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006aba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006abe:	d807      	bhi.n	8006ad0 <_printf_i+0x28>
 8006ac0:	2f62      	cmp	r7, #98	; 0x62
 8006ac2:	d80a      	bhi.n	8006ada <_printf_i+0x32>
 8006ac4:	2f00      	cmp	r7, #0
 8006ac6:	f000 80d9 	beq.w	8006c7c <_printf_i+0x1d4>
 8006aca:	2f58      	cmp	r7, #88	; 0x58
 8006acc:	f000 80a4 	beq.w	8006c18 <_printf_i+0x170>
 8006ad0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ad4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ad8:	e03a      	b.n	8006b50 <_printf_i+0xa8>
 8006ada:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ade:	2b15      	cmp	r3, #21
 8006ae0:	d8f6      	bhi.n	8006ad0 <_printf_i+0x28>
 8006ae2:	a001      	add	r0, pc, #4	; (adr r0, 8006ae8 <_printf_i+0x40>)
 8006ae4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ae8:	08006b41 	.word	0x08006b41
 8006aec:	08006b55 	.word	0x08006b55
 8006af0:	08006ad1 	.word	0x08006ad1
 8006af4:	08006ad1 	.word	0x08006ad1
 8006af8:	08006ad1 	.word	0x08006ad1
 8006afc:	08006ad1 	.word	0x08006ad1
 8006b00:	08006b55 	.word	0x08006b55
 8006b04:	08006ad1 	.word	0x08006ad1
 8006b08:	08006ad1 	.word	0x08006ad1
 8006b0c:	08006ad1 	.word	0x08006ad1
 8006b10:	08006ad1 	.word	0x08006ad1
 8006b14:	08006c63 	.word	0x08006c63
 8006b18:	08006b85 	.word	0x08006b85
 8006b1c:	08006c45 	.word	0x08006c45
 8006b20:	08006ad1 	.word	0x08006ad1
 8006b24:	08006ad1 	.word	0x08006ad1
 8006b28:	08006c85 	.word	0x08006c85
 8006b2c:	08006ad1 	.word	0x08006ad1
 8006b30:	08006b85 	.word	0x08006b85
 8006b34:	08006ad1 	.word	0x08006ad1
 8006b38:	08006ad1 	.word	0x08006ad1
 8006b3c:	08006c4d 	.word	0x08006c4d
 8006b40:	680b      	ldr	r3, [r1, #0]
 8006b42:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b46:	1d1a      	adds	r2, r3, #4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	600a      	str	r2, [r1, #0]
 8006b4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b50:	2301      	movs	r3, #1
 8006b52:	e0a4      	b.n	8006c9e <_printf_i+0x1f6>
 8006b54:	6825      	ldr	r5, [r4, #0]
 8006b56:	6808      	ldr	r0, [r1, #0]
 8006b58:	062e      	lsls	r6, r5, #24
 8006b5a:	f100 0304 	add.w	r3, r0, #4
 8006b5e:	d50a      	bpl.n	8006b76 <_printf_i+0xce>
 8006b60:	6805      	ldr	r5, [r0, #0]
 8006b62:	600b      	str	r3, [r1, #0]
 8006b64:	2d00      	cmp	r5, #0
 8006b66:	da03      	bge.n	8006b70 <_printf_i+0xc8>
 8006b68:	232d      	movs	r3, #45	; 0x2d
 8006b6a:	426d      	negs	r5, r5
 8006b6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b70:	230a      	movs	r3, #10
 8006b72:	485e      	ldr	r0, [pc, #376]	; (8006cec <_printf_i+0x244>)
 8006b74:	e019      	b.n	8006baa <_printf_i+0x102>
 8006b76:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006b7a:	6805      	ldr	r5, [r0, #0]
 8006b7c:	600b      	str	r3, [r1, #0]
 8006b7e:	bf18      	it	ne
 8006b80:	b22d      	sxthne	r5, r5
 8006b82:	e7ef      	b.n	8006b64 <_printf_i+0xbc>
 8006b84:	680b      	ldr	r3, [r1, #0]
 8006b86:	6825      	ldr	r5, [r4, #0]
 8006b88:	1d18      	adds	r0, r3, #4
 8006b8a:	6008      	str	r0, [r1, #0]
 8006b8c:	0628      	lsls	r0, r5, #24
 8006b8e:	d501      	bpl.n	8006b94 <_printf_i+0xec>
 8006b90:	681d      	ldr	r5, [r3, #0]
 8006b92:	e002      	b.n	8006b9a <_printf_i+0xf2>
 8006b94:	0669      	lsls	r1, r5, #25
 8006b96:	d5fb      	bpl.n	8006b90 <_printf_i+0xe8>
 8006b98:	881d      	ldrh	r5, [r3, #0]
 8006b9a:	2f6f      	cmp	r7, #111	; 0x6f
 8006b9c:	bf0c      	ite	eq
 8006b9e:	2308      	moveq	r3, #8
 8006ba0:	230a      	movne	r3, #10
 8006ba2:	4852      	ldr	r0, [pc, #328]	; (8006cec <_printf_i+0x244>)
 8006ba4:	2100      	movs	r1, #0
 8006ba6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006baa:	6866      	ldr	r6, [r4, #4]
 8006bac:	2e00      	cmp	r6, #0
 8006bae:	bfa8      	it	ge
 8006bb0:	6821      	ldrge	r1, [r4, #0]
 8006bb2:	60a6      	str	r6, [r4, #8]
 8006bb4:	bfa4      	itt	ge
 8006bb6:	f021 0104 	bicge.w	r1, r1, #4
 8006bba:	6021      	strge	r1, [r4, #0]
 8006bbc:	b90d      	cbnz	r5, 8006bc2 <_printf_i+0x11a>
 8006bbe:	2e00      	cmp	r6, #0
 8006bc0:	d04d      	beq.n	8006c5e <_printf_i+0x1b6>
 8006bc2:	4616      	mov	r6, r2
 8006bc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bc8:	fb03 5711 	mls	r7, r3, r1, r5
 8006bcc:	5dc7      	ldrb	r7, [r0, r7]
 8006bce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bd2:	462f      	mov	r7, r5
 8006bd4:	42bb      	cmp	r3, r7
 8006bd6:	460d      	mov	r5, r1
 8006bd8:	d9f4      	bls.n	8006bc4 <_printf_i+0x11c>
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d10b      	bne.n	8006bf6 <_printf_i+0x14e>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	07df      	lsls	r7, r3, #31
 8006be2:	d508      	bpl.n	8006bf6 <_printf_i+0x14e>
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	6861      	ldr	r1, [r4, #4]
 8006be8:	4299      	cmp	r1, r3
 8006bea:	bfde      	ittt	le
 8006bec:	2330      	movle	r3, #48	; 0x30
 8006bee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bf6:	1b92      	subs	r2, r2, r6
 8006bf8:	6122      	str	r2, [r4, #16]
 8006bfa:	464b      	mov	r3, r9
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	4640      	mov	r0, r8
 8006c00:	f8cd a000 	str.w	sl, [sp]
 8006c04:	aa03      	add	r2, sp, #12
 8006c06:	f7ff fedf 	bl	80069c8 <_printf_common>
 8006c0a:	3001      	adds	r0, #1
 8006c0c:	d14c      	bne.n	8006ca8 <_printf_i+0x200>
 8006c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c12:	b004      	add	sp, #16
 8006c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c18:	4834      	ldr	r0, [pc, #208]	; (8006cec <_printf_i+0x244>)
 8006c1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c1e:	680e      	ldr	r6, [r1, #0]
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	f856 5b04 	ldr.w	r5, [r6], #4
 8006c26:	061f      	lsls	r7, r3, #24
 8006c28:	600e      	str	r6, [r1, #0]
 8006c2a:	d514      	bpl.n	8006c56 <_printf_i+0x1ae>
 8006c2c:	07d9      	lsls	r1, r3, #31
 8006c2e:	bf44      	itt	mi
 8006c30:	f043 0320 	orrmi.w	r3, r3, #32
 8006c34:	6023      	strmi	r3, [r4, #0]
 8006c36:	b91d      	cbnz	r5, 8006c40 <_printf_i+0x198>
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	f023 0320 	bic.w	r3, r3, #32
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	2310      	movs	r3, #16
 8006c42:	e7af      	b.n	8006ba4 <_printf_i+0xfc>
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	f043 0320 	orr.w	r3, r3, #32
 8006c4a:	6023      	str	r3, [r4, #0]
 8006c4c:	2378      	movs	r3, #120	; 0x78
 8006c4e:	4828      	ldr	r0, [pc, #160]	; (8006cf0 <_printf_i+0x248>)
 8006c50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c54:	e7e3      	b.n	8006c1e <_printf_i+0x176>
 8006c56:	065e      	lsls	r6, r3, #25
 8006c58:	bf48      	it	mi
 8006c5a:	b2ad      	uxthmi	r5, r5
 8006c5c:	e7e6      	b.n	8006c2c <_printf_i+0x184>
 8006c5e:	4616      	mov	r6, r2
 8006c60:	e7bb      	b.n	8006bda <_printf_i+0x132>
 8006c62:	680b      	ldr	r3, [r1, #0]
 8006c64:	6826      	ldr	r6, [r4, #0]
 8006c66:	1d1d      	adds	r5, r3, #4
 8006c68:	6960      	ldr	r0, [r4, #20]
 8006c6a:	600d      	str	r5, [r1, #0]
 8006c6c:	0635      	lsls	r5, r6, #24
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	d501      	bpl.n	8006c76 <_printf_i+0x1ce>
 8006c72:	6018      	str	r0, [r3, #0]
 8006c74:	e002      	b.n	8006c7c <_printf_i+0x1d4>
 8006c76:	0671      	lsls	r1, r6, #25
 8006c78:	d5fb      	bpl.n	8006c72 <_printf_i+0x1ca>
 8006c7a:	8018      	strh	r0, [r3, #0]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	4616      	mov	r6, r2
 8006c80:	6123      	str	r3, [r4, #16]
 8006c82:	e7ba      	b.n	8006bfa <_printf_i+0x152>
 8006c84:	680b      	ldr	r3, [r1, #0]
 8006c86:	1d1a      	adds	r2, r3, #4
 8006c88:	600a      	str	r2, [r1, #0]
 8006c8a:	681e      	ldr	r6, [r3, #0]
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	4630      	mov	r0, r6
 8006c90:	6862      	ldr	r2, [r4, #4]
 8006c92:	f000 fed7 	bl	8007a44 <memchr>
 8006c96:	b108      	cbz	r0, 8006c9c <_printf_i+0x1f4>
 8006c98:	1b80      	subs	r0, r0, r6
 8006c9a:	6060      	str	r0, [r4, #4]
 8006c9c:	6863      	ldr	r3, [r4, #4]
 8006c9e:	6123      	str	r3, [r4, #16]
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ca6:	e7a8      	b.n	8006bfa <_printf_i+0x152>
 8006ca8:	4632      	mov	r2, r6
 8006caa:	4649      	mov	r1, r9
 8006cac:	4640      	mov	r0, r8
 8006cae:	6923      	ldr	r3, [r4, #16]
 8006cb0:	47d0      	blx	sl
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d0ab      	beq.n	8006c0e <_printf_i+0x166>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	079b      	lsls	r3, r3, #30
 8006cba:	d413      	bmi.n	8006ce4 <_printf_i+0x23c>
 8006cbc:	68e0      	ldr	r0, [r4, #12]
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	4298      	cmp	r0, r3
 8006cc2:	bfb8      	it	lt
 8006cc4:	4618      	movlt	r0, r3
 8006cc6:	e7a4      	b.n	8006c12 <_printf_i+0x16a>
 8006cc8:	2301      	movs	r3, #1
 8006cca:	4632      	mov	r2, r6
 8006ccc:	4649      	mov	r1, r9
 8006cce:	4640      	mov	r0, r8
 8006cd0:	47d0      	blx	sl
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	d09b      	beq.n	8006c0e <_printf_i+0x166>
 8006cd6:	3501      	adds	r5, #1
 8006cd8:	68e3      	ldr	r3, [r4, #12]
 8006cda:	9903      	ldr	r1, [sp, #12]
 8006cdc:	1a5b      	subs	r3, r3, r1
 8006cde:	42ab      	cmp	r3, r5
 8006ce0:	dcf2      	bgt.n	8006cc8 <_printf_i+0x220>
 8006ce2:	e7eb      	b.n	8006cbc <_printf_i+0x214>
 8006ce4:	2500      	movs	r5, #0
 8006ce6:	f104 0619 	add.w	r6, r4, #25
 8006cea:	e7f5      	b.n	8006cd8 <_printf_i+0x230>
 8006cec:	0800921a 	.word	0x0800921a
 8006cf0:	0800922b 	.word	0x0800922b

08006cf4 <siprintf>:
 8006cf4:	b40e      	push	{r1, r2, r3}
 8006cf6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cfa:	b500      	push	{lr}
 8006cfc:	b09c      	sub	sp, #112	; 0x70
 8006cfe:	ab1d      	add	r3, sp, #116	; 0x74
 8006d00:	9002      	str	r0, [sp, #8]
 8006d02:	9006      	str	r0, [sp, #24]
 8006d04:	9107      	str	r1, [sp, #28]
 8006d06:	9104      	str	r1, [sp, #16]
 8006d08:	4808      	ldr	r0, [pc, #32]	; (8006d2c <siprintf+0x38>)
 8006d0a:	4909      	ldr	r1, [pc, #36]	; (8006d30 <siprintf+0x3c>)
 8006d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d10:	9105      	str	r1, [sp, #20]
 8006d12:	6800      	ldr	r0, [r0, #0]
 8006d14:	a902      	add	r1, sp, #8
 8006d16:	9301      	str	r3, [sp, #4]
 8006d18:	f001 fb42 	bl	80083a0 <_svfiprintf_r>
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	9b02      	ldr	r3, [sp, #8]
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	b01c      	add	sp, #112	; 0x70
 8006d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d28:	b003      	add	sp, #12
 8006d2a:	4770      	bx	lr
 8006d2c:	2000000c 	.word	0x2000000c
 8006d30:	ffff0208 	.word	0xffff0208

08006d34 <quorem>:
 8006d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d38:	6903      	ldr	r3, [r0, #16]
 8006d3a:	690c      	ldr	r4, [r1, #16]
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	42a3      	cmp	r3, r4
 8006d40:	f2c0 8083 	blt.w	8006e4a <quorem+0x116>
 8006d44:	3c01      	subs	r4, #1
 8006d46:	f100 0514 	add.w	r5, r0, #20
 8006d4a:	f101 0814 	add.w	r8, r1, #20
 8006d4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d52:	9301      	str	r3, [sp, #4]
 8006d54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d64:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d6c:	d332      	bcc.n	8006dd4 <quorem+0xa0>
 8006d6e:	f04f 0e00 	mov.w	lr, #0
 8006d72:	4640      	mov	r0, r8
 8006d74:	46ac      	mov	ip, r5
 8006d76:	46f2      	mov	sl, lr
 8006d78:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d7c:	b293      	uxth	r3, r2
 8006d7e:	fb06 e303 	mla	r3, r6, r3, lr
 8006d82:	0c12      	lsrs	r2, r2, #16
 8006d84:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d88:	fb06 e202 	mla	r2, r6, r2, lr
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	ebaa 0303 	sub.w	r3, sl, r3
 8006d92:	f8dc a000 	ldr.w	sl, [ip]
 8006d96:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d9a:	fa1f fa8a 	uxth.w	sl, sl
 8006d9e:	4453      	add	r3, sl
 8006da0:	fa1f fa82 	uxth.w	sl, r2
 8006da4:	f8dc 2000 	ldr.w	r2, [ip]
 8006da8:	4581      	cmp	r9, r0
 8006daa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006dae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006db8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006dbc:	f84c 3b04 	str.w	r3, [ip], #4
 8006dc0:	d2da      	bcs.n	8006d78 <quorem+0x44>
 8006dc2:	f855 300b 	ldr.w	r3, [r5, fp]
 8006dc6:	b92b      	cbnz	r3, 8006dd4 <quorem+0xa0>
 8006dc8:	9b01      	ldr	r3, [sp, #4]
 8006dca:	3b04      	subs	r3, #4
 8006dcc:	429d      	cmp	r5, r3
 8006dce:	461a      	mov	r2, r3
 8006dd0:	d32f      	bcc.n	8006e32 <quorem+0xfe>
 8006dd2:	613c      	str	r4, [r7, #16]
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f001 f8cb 	bl	8007f70 <__mcmp>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	db25      	blt.n	8006e2a <quorem+0xf6>
 8006dde:	4628      	mov	r0, r5
 8006de0:	f04f 0c00 	mov.w	ip, #0
 8006de4:	3601      	adds	r6, #1
 8006de6:	f858 1b04 	ldr.w	r1, [r8], #4
 8006dea:	f8d0 e000 	ldr.w	lr, [r0]
 8006dee:	b28b      	uxth	r3, r1
 8006df0:	ebac 0303 	sub.w	r3, ip, r3
 8006df4:	fa1f f28e 	uxth.w	r2, lr
 8006df8:	4413      	add	r3, r2
 8006dfa:	0c0a      	lsrs	r2, r1, #16
 8006dfc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006e00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e0a:	45c1      	cmp	r9, r8
 8006e0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006e10:	f840 3b04 	str.w	r3, [r0], #4
 8006e14:	d2e7      	bcs.n	8006de6 <quorem+0xb2>
 8006e16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e1e:	b922      	cbnz	r2, 8006e2a <quorem+0xf6>
 8006e20:	3b04      	subs	r3, #4
 8006e22:	429d      	cmp	r5, r3
 8006e24:	461a      	mov	r2, r3
 8006e26:	d30a      	bcc.n	8006e3e <quorem+0x10a>
 8006e28:	613c      	str	r4, [r7, #16]
 8006e2a:	4630      	mov	r0, r6
 8006e2c:	b003      	add	sp, #12
 8006e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e32:	6812      	ldr	r2, [r2, #0]
 8006e34:	3b04      	subs	r3, #4
 8006e36:	2a00      	cmp	r2, #0
 8006e38:	d1cb      	bne.n	8006dd2 <quorem+0x9e>
 8006e3a:	3c01      	subs	r4, #1
 8006e3c:	e7c6      	b.n	8006dcc <quorem+0x98>
 8006e3e:	6812      	ldr	r2, [r2, #0]
 8006e40:	3b04      	subs	r3, #4
 8006e42:	2a00      	cmp	r2, #0
 8006e44:	d1f0      	bne.n	8006e28 <quorem+0xf4>
 8006e46:	3c01      	subs	r4, #1
 8006e48:	e7eb      	b.n	8006e22 <quorem+0xee>
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	e7ee      	b.n	8006e2c <quorem+0xf8>
	...

08006e50 <_dtoa_r>:
 8006e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e54:	4616      	mov	r6, r2
 8006e56:	461f      	mov	r7, r3
 8006e58:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006e5a:	b099      	sub	sp, #100	; 0x64
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006e62:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006e66:	b974      	cbnz	r4, 8006e86 <_dtoa_r+0x36>
 8006e68:	2010      	movs	r0, #16
 8006e6a:	f000 fde3 	bl	8007a34 <malloc>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	6268      	str	r0, [r5, #36]	; 0x24
 8006e72:	b920      	cbnz	r0, 8006e7e <_dtoa_r+0x2e>
 8006e74:	21ea      	movs	r1, #234	; 0xea
 8006e76:	4bae      	ldr	r3, [pc, #696]	; (8007130 <_dtoa_r+0x2e0>)
 8006e78:	48ae      	ldr	r0, [pc, #696]	; (8007134 <_dtoa_r+0x2e4>)
 8006e7a:	f001 fba1 	bl	80085c0 <__assert_func>
 8006e7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e82:	6004      	str	r4, [r0, #0]
 8006e84:	60c4      	str	r4, [r0, #12]
 8006e86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e88:	6819      	ldr	r1, [r3, #0]
 8006e8a:	b151      	cbz	r1, 8006ea2 <_dtoa_r+0x52>
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	2301      	movs	r3, #1
 8006e90:	4093      	lsls	r3, r2
 8006e92:	604a      	str	r2, [r1, #4]
 8006e94:	608b      	str	r3, [r1, #8]
 8006e96:	4628      	mov	r0, r5
 8006e98:	f000 fe30 	bl	8007afc <_Bfree>
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	1e3b      	subs	r3, r7, #0
 8006ea4:	bfaf      	iteee	ge
 8006ea6:	2300      	movge	r3, #0
 8006ea8:	2201      	movlt	r2, #1
 8006eaa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006eae:	9305      	strlt	r3, [sp, #20]
 8006eb0:	bfa8      	it	ge
 8006eb2:	f8c8 3000 	strge.w	r3, [r8]
 8006eb6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006eba:	4b9f      	ldr	r3, [pc, #636]	; (8007138 <_dtoa_r+0x2e8>)
 8006ebc:	bfb8      	it	lt
 8006ebe:	f8c8 2000 	strlt.w	r2, [r8]
 8006ec2:	ea33 0309 	bics.w	r3, r3, r9
 8006ec6:	d119      	bne.n	8006efc <_dtoa_r+0xac>
 8006ec8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ecc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006ece:	6013      	str	r3, [r2, #0]
 8006ed0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ed4:	4333      	orrs	r3, r6
 8006ed6:	f000 8580 	beq.w	80079da <_dtoa_r+0xb8a>
 8006eda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006edc:	b953      	cbnz	r3, 8006ef4 <_dtoa_r+0xa4>
 8006ede:	4b97      	ldr	r3, [pc, #604]	; (800713c <_dtoa_r+0x2ec>)
 8006ee0:	e022      	b.n	8006f28 <_dtoa_r+0xd8>
 8006ee2:	4b97      	ldr	r3, [pc, #604]	; (8007140 <_dtoa_r+0x2f0>)
 8006ee4:	9308      	str	r3, [sp, #32]
 8006ee6:	3308      	adds	r3, #8
 8006ee8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006eea:	6013      	str	r3, [r2, #0]
 8006eec:	9808      	ldr	r0, [sp, #32]
 8006eee:	b019      	add	sp, #100	; 0x64
 8006ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef4:	4b91      	ldr	r3, [pc, #580]	; (800713c <_dtoa_r+0x2ec>)
 8006ef6:	9308      	str	r3, [sp, #32]
 8006ef8:	3303      	adds	r3, #3
 8006efa:	e7f5      	b.n	8006ee8 <_dtoa_r+0x98>
 8006efc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f00:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	f7f9 fd4c 	bl	80009a8 <__aeabi_dcmpeq>
 8006f10:	4680      	mov	r8, r0
 8006f12:	b158      	cbz	r0, 8006f2c <_dtoa_r+0xdc>
 8006f14:	2301      	movs	r3, #1
 8006f16:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f18:	6013      	str	r3, [r2, #0]
 8006f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f000 8559 	beq.w	80079d4 <_dtoa_r+0xb84>
 8006f22:	4888      	ldr	r0, [pc, #544]	; (8007144 <_dtoa_r+0x2f4>)
 8006f24:	6018      	str	r0, [r3, #0]
 8006f26:	1e43      	subs	r3, r0, #1
 8006f28:	9308      	str	r3, [sp, #32]
 8006f2a:	e7df      	b.n	8006eec <_dtoa_r+0x9c>
 8006f2c:	ab16      	add	r3, sp, #88	; 0x58
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	ab17      	add	r3, sp, #92	; 0x5c
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	4628      	mov	r0, r5
 8006f36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f3a:	f001 f8c5 	bl	80080c8 <__d2b>
 8006f3e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f42:	4682      	mov	sl, r0
 8006f44:	2c00      	cmp	r4, #0
 8006f46:	d07e      	beq.n	8007046 <_dtoa_r+0x1f6>
 8006f48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f4e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006f52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f56:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006f5a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006f5e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006f62:	2200      	movs	r2, #0
 8006f64:	4b78      	ldr	r3, [pc, #480]	; (8007148 <_dtoa_r+0x2f8>)
 8006f66:	f7f9 f8ff 	bl	8000168 <__aeabi_dsub>
 8006f6a:	a36b      	add	r3, pc, #428	; (adr r3, 8007118 <_dtoa_r+0x2c8>)
 8006f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f70:	f7f9 fab2 	bl	80004d8 <__aeabi_dmul>
 8006f74:	a36a      	add	r3, pc, #424	; (adr r3, 8007120 <_dtoa_r+0x2d0>)
 8006f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7a:	f7f9 f8f7 	bl	800016c <__adddf3>
 8006f7e:	4606      	mov	r6, r0
 8006f80:	4620      	mov	r0, r4
 8006f82:	460f      	mov	r7, r1
 8006f84:	f7f9 fa3e 	bl	8000404 <__aeabi_i2d>
 8006f88:	a367      	add	r3, pc, #412	; (adr r3, 8007128 <_dtoa_r+0x2d8>)
 8006f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8e:	f7f9 faa3 	bl	80004d8 <__aeabi_dmul>
 8006f92:	4602      	mov	r2, r0
 8006f94:	460b      	mov	r3, r1
 8006f96:	4630      	mov	r0, r6
 8006f98:	4639      	mov	r1, r7
 8006f9a:	f7f9 f8e7 	bl	800016c <__adddf3>
 8006f9e:	4606      	mov	r6, r0
 8006fa0:	460f      	mov	r7, r1
 8006fa2:	f7f9 fd49 	bl	8000a38 <__aeabi_d2iz>
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	4681      	mov	r9, r0
 8006faa:	2300      	movs	r3, #0
 8006fac:	4630      	mov	r0, r6
 8006fae:	4639      	mov	r1, r7
 8006fb0:	f7f9 fd04 	bl	80009bc <__aeabi_dcmplt>
 8006fb4:	b148      	cbz	r0, 8006fca <_dtoa_r+0x17a>
 8006fb6:	4648      	mov	r0, r9
 8006fb8:	f7f9 fa24 	bl	8000404 <__aeabi_i2d>
 8006fbc:	4632      	mov	r2, r6
 8006fbe:	463b      	mov	r3, r7
 8006fc0:	f7f9 fcf2 	bl	80009a8 <__aeabi_dcmpeq>
 8006fc4:	b908      	cbnz	r0, 8006fca <_dtoa_r+0x17a>
 8006fc6:	f109 39ff 	add.w	r9, r9, #4294967295
 8006fca:	f1b9 0f16 	cmp.w	r9, #22
 8006fce:	d857      	bhi.n	8007080 <_dtoa_r+0x230>
 8006fd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fd4:	4b5d      	ldr	r3, [pc, #372]	; (800714c <_dtoa_r+0x2fc>)
 8006fd6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fde:	f7f9 fced 	bl	80009bc <__aeabi_dcmplt>
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	d04e      	beq.n	8007084 <_dtoa_r+0x234>
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	f109 39ff 	add.w	r9, r9, #4294967295
 8006fec:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ff0:	1b1c      	subs	r4, r3, r4
 8006ff2:	1e63      	subs	r3, r4, #1
 8006ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ff6:	bf49      	itett	mi
 8006ff8:	f1c4 0301 	rsbmi	r3, r4, #1
 8006ffc:	2300      	movpl	r3, #0
 8006ffe:	9306      	strmi	r3, [sp, #24]
 8007000:	2300      	movmi	r3, #0
 8007002:	bf54      	ite	pl
 8007004:	9306      	strpl	r3, [sp, #24]
 8007006:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007008:	f1b9 0f00 	cmp.w	r9, #0
 800700c:	db3c      	blt.n	8007088 <_dtoa_r+0x238>
 800700e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007010:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007014:	444b      	add	r3, r9
 8007016:	9309      	str	r3, [sp, #36]	; 0x24
 8007018:	2300      	movs	r3, #0
 800701a:	930a      	str	r3, [sp, #40]	; 0x28
 800701c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800701e:	2b09      	cmp	r3, #9
 8007020:	d86c      	bhi.n	80070fc <_dtoa_r+0x2ac>
 8007022:	2b05      	cmp	r3, #5
 8007024:	bfc4      	itt	gt
 8007026:	3b04      	subgt	r3, #4
 8007028:	9322      	strgt	r3, [sp, #136]	; 0x88
 800702a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800702c:	bfc8      	it	gt
 800702e:	2400      	movgt	r4, #0
 8007030:	f1a3 0302 	sub.w	r3, r3, #2
 8007034:	bfd8      	it	le
 8007036:	2401      	movle	r4, #1
 8007038:	2b03      	cmp	r3, #3
 800703a:	f200 808b 	bhi.w	8007154 <_dtoa_r+0x304>
 800703e:	e8df f003 	tbb	[pc, r3]
 8007042:	4f2d      	.short	0x4f2d
 8007044:	5b4d      	.short	0x5b4d
 8007046:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800704a:	441c      	add	r4, r3
 800704c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007050:	2b20      	cmp	r3, #32
 8007052:	bfc3      	ittte	gt
 8007054:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007058:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800705c:	fa09 f303 	lslgt.w	r3, r9, r3
 8007060:	f1c3 0320 	rsble	r3, r3, #32
 8007064:	bfc6      	itte	gt
 8007066:	fa26 f000 	lsrgt.w	r0, r6, r0
 800706a:	4318      	orrgt	r0, r3
 800706c:	fa06 f003 	lslle.w	r0, r6, r3
 8007070:	f7f9 f9b8 	bl	80003e4 <__aeabi_ui2d>
 8007074:	2301      	movs	r3, #1
 8007076:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800707a:	3c01      	subs	r4, #1
 800707c:	9313      	str	r3, [sp, #76]	; 0x4c
 800707e:	e770      	b.n	8006f62 <_dtoa_r+0x112>
 8007080:	2301      	movs	r3, #1
 8007082:	e7b3      	b.n	8006fec <_dtoa_r+0x19c>
 8007084:	900f      	str	r0, [sp, #60]	; 0x3c
 8007086:	e7b2      	b.n	8006fee <_dtoa_r+0x19e>
 8007088:	9b06      	ldr	r3, [sp, #24]
 800708a:	eba3 0309 	sub.w	r3, r3, r9
 800708e:	9306      	str	r3, [sp, #24]
 8007090:	f1c9 0300 	rsb	r3, r9, #0
 8007094:	930a      	str	r3, [sp, #40]	; 0x28
 8007096:	2300      	movs	r3, #0
 8007098:	930e      	str	r3, [sp, #56]	; 0x38
 800709a:	e7bf      	b.n	800701c <_dtoa_r+0x1cc>
 800709c:	2300      	movs	r3, #0
 800709e:	930b      	str	r3, [sp, #44]	; 0x2c
 80070a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	dc59      	bgt.n	800715a <_dtoa_r+0x30a>
 80070a6:	f04f 0b01 	mov.w	fp, #1
 80070aa:	465b      	mov	r3, fp
 80070ac:	f8cd b008 	str.w	fp, [sp, #8]
 80070b0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80070b4:	2200      	movs	r2, #0
 80070b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80070b8:	6042      	str	r2, [r0, #4]
 80070ba:	2204      	movs	r2, #4
 80070bc:	f102 0614 	add.w	r6, r2, #20
 80070c0:	429e      	cmp	r6, r3
 80070c2:	6841      	ldr	r1, [r0, #4]
 80070c4:	d94f      	bls.n	8007166 <_dtoa_r+0x316>
 80070c6:	4628      	mov	r0, r5
 80070c8:	f000 fcd8 	bl	8007a7c <_Balloc>
 80070cc:	9008      	str	r0, [sp, #32]
 80070ce:	2800      	cmp	r0, #0
 80070d0:	d14d      	bne.n	800716e <_dtoa_r+0x31e>
 80070d2:	4602      	mov	r2, r0
 80070d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80070d8:	4b1d      	ldr	r3, [pc, #116]	; (8007150 <_dtoa_r+0x300>)
 80070da:	e6cd      	b.n	8006e78 <_dtoa_r+0x28>
 80070dc:	2301      	movs	r3, #1
 80070de:	e7de      	b.n	800709e <_dtoa_r+0x24e>
 80070e0:	2300      	movs	r3, #0
 80070e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80070e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070e6:	eb09 0b03 	add.w	fp, r9, r3
 80070ea:	f10b 0301 	add.w	r3, fp, #1
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	9302      	str	r3, [sp, #8]
 80070f2:	bfb8      	it	lt
 80070f4:	2301      	movlt	r3, #1
 80070f6:	e7dd      	b.n	80070b4 <_dtoa_r+0x264>
 80070f8:	2301      	movs	r3, #1
 80070fa:	e7f2      	b.n	80070e2 <_dtoa_r+0x292>
 80070fc:	2401      	movs	r4, #1
 80070fe:	2300      	movs	r3, #0
 8007100:	940b      	str	r4, [sp, #44]	; 0x2c
 8007102:	9322      	str	r3, [sp, #136]	; 0x88
 8007104:	f04f 3bff 	mov.w	fp, #4294967295
 8007108:	2200      	movs	r2, #0
 800710a:	2312      	movs	r3, #18
 800710c:	f8cd b008 	str.w	fp, [sp, #8]
 8007110:	9223      	str	r2, [sp, #140]	; 0x8c
 8007112:	e7cf      	b.n	80070b4 <_dtoa_r+0x264>
 8007114:	f3af 8000 	nop.w
 8007118:	636f4361 	.word	0x636f4361
 800711c:	3fd287a7 	.word	0x3fd287a7
 8007120:	8b60c8b3 	.word	0x8b60c8b3
 8007124:	3fc68a28 	.word	0x3fc68a28
 8007128:	509f79fb 	.word	0x509f79fb
 800712c:	3fd34413 	.word	0x3fd34413
 8007130:	08009249 	.word	0x08009249
 8007134:	08009260 	.word	0x08009260
 8007138:	7ff00000 	.word	0x7ff00000
 800713c:	08009245 	.word	0x08009245
 8007140:	0800923c 	.word	0x0800923c
 8007144:	08009219 	.word	0x08009219
 8007148:	3ff80000 	.word	0x3ff80000
 800714c:	08009358 	.word	0x08009358
 8007150:	080092bf 	.word	0x080092bf
 8007154:	2301      	movs	r3, #1
 8007156:	930b      	str	r3, [sp, #44]	; 0x2c
 8007158:	e7d4      	b.n	8007104 <_dtoa_r+0x2b4>
 800715a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800715e:	465b      	mov	r3, fp
 8007160:	f8cd b008 	str.w	fp, [sp, #8]
 8007164:	e7a6      	b.n	80070b4 <_dtoa_r+0x264>
 8007166:	3101      	adds	r1, #1
 8007168:	6041      	str	r1, [r0, #4]
 800716a:	0052      	lsls	r2, r2, #1
 800716c:	e7a6      	b.n	80070bc <_dtoa_r+0x26c>
 800716e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007170:	9a08      	ldr	r2, [sp, #32]
 8007172:	601a      	str	r2, [r3, #0]
 8007174:	9b02      	ldr	r3, [sp, #8]
 8007176:	2b0e      	cmp	r3, #14
 8007178:	f200 80a8 	bhi.w	80072cc <_dtoa_r+0x47c>
 800717c:	2c00      	cmp	r4, #0
 800717e:	f000 80a5 	beq.w	80072cc <_dtoa_r+0x47c>
 8007182:	f1b9 0f00 	cmp.w	r9, #0
 8007186:	dd34      	ble.n	80071f2 <_dtoa_r+0x3a2>
 8007188:	4a9a      	ldr	r2, [pc, #616]	; (80073f4 <_dtoa_r+0x5a4>)
 800718a:	f009 030f 	and.w	r3, r9, #15
 800718e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007192:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007196:	e9d3 3400 	ldrd	r3, r4, [r3]
 800719a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800719e:	ea4f 1429 	mov.w	r4, r9, asr #4
 80071a2:	d016      	beq.n	80071d2 <_dtoa_r+0x382>
 80071a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071a8:	4b93      	ldr	r3, [pc, #588]	; (80073f8 <_dtoa_r+0x5a8>)
 80071aa:	2703      	movs	r7, #3
 80071ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071b0:	f7f9 fabc 	bl	800072c <__aeabi_ddiv>
 80071b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071b8:	f004 040f 	and.w	r4, r4, #15
 80071bc:	4e8e      	ldr	r6, [pc, #568]	; (80073f8 <_dtoa_r+0x5a8>)
 80071be:	b954      	cbnz	r4, 80071d6 <_dtoa_r+0x386>
 80071c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071c8:	f7f9 fab0 	bl	800072c <__aeabi_ddiv>
 80071cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071d0:	e029      	b.n	8007226 <_dtoa_r+0x3d6>
 80071d2:	2702      	movs	r7, #2
 80071d4:	e7f2      	b.n	80071bc <_dtoa_r+0x36c>
 80071d6:	07e1      	lsls	r1, r4, #31
 80071d8:	d508      	bpl.n	80071ec <_dtoa_r+0x39c>
 80071da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071e2:	f7f9 f979 	bl	80004d8 <__aeabi_dmul>
 80071e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071ea:	3701      	adds	r7, #1
 80071ec:	1064      	asrs	r4, r4, #1
 80071ee:	3608      	adds	r6, #8
 80071f0:	e7e5      	b.n	80071be <_dtoa_r+0x36e>
 80071f2:	f000 80a5 	beq.w	8007340 <_dtoa_r+0x4f0>
 80071f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071fa:	f1c9 0400 	rsb	r4, r9, #0
 80071fe:	4b7d      	ldr	r3, [pc, #500]	; (80073f4 <_dtoa_r+0x5a4>)
 8007200:	f004 020f 	and.w	r2, r4, #15
 8007204:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720c:	f7f9 f964 	bl	80004d8 <__aeabi_dmul>
 8007210:	2702      	movs	r7, #2
 8007212:	2300      	movs	r3, #0
 8007214:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007218:	4e77      	ldr	r6, [pc, #476]	; (80073f8 <_dtoa_r+0x5a8>)
 800721a:	1124      	asrs	r4, r4, #4
 800721c:	2c00      	cmp	r4, #0
 800721e:	f040 8084 	bne.w	800732a <_dtoa_r+0x4da>
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1d2      	bne.n	80071cc <_dtoa_r+0x37c>
 8007226:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 808b 	beq.w	8007344 <_dtoa_r+0x4f4>
 800722e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007232:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007236:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800723a:	2200      	movs	r2, #0
 800723c:	4b6f      	ldr	r3, [pc, #444]	; (80073fc <_dtoa_r+0x5ac>)
 800723e:	f7f9 fbbd 	bl	80009bc <__aeabi_dcmplt>
 8007242:	2800      	cmp	r0, #0
 8007244:	d07e      	beq.n	8007344 <_dtoa_r+0x4f4>
 8007246:	9b02      	ldr	r3, [sp, #8]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d07b      	beq.n	8007344 <_dtoa_r+0x4f4>
 800724c:	f1bb 0f00 	cmp.w	fp, #0
 8007250:	dd38      	ble.n	80072c4 <_dtoa_r+0x474>
 8007252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007256:	2200      	movs	r2, #0
 8007258:	4b69      	ldr	r3, [pc, #420]	; (8007400 <_dtoa_r+0x5b0>)
 800725a:	f7f9 f93d 	bl	80004d8 <__aeabi_dmul>
 800725e:	465c      	mov	r4, fp
 8007260:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007264:	f109 38ff 	add.w	r8, r9, #4294967295
 8007268:	3701      	adds	r7, #1
 800726a:	4638      	mov	r0, r7
 800726c:	f7f9 f8ca 	bl	8000404 <__aeabi_i2d>
 8007270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007274:	f7f9 f930 	bl	80004d8 <__aeabi_dmul>
 8007278:	2200      	movs	r2, #0
 800727a:	4b62      	ldr	r3, [pc, #392]	; (8007404 <_dtoa_r+0x5b4>)
 800727c:	f7f8 ff76 	bl	800016c <__adddf3>
 8007280:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007284:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007288:	9611      	str	r6, [sp, #68]	; 0x44
 800728a:	2c00      	cmp	r4, #0
 800728c:	d15d      	bne.n	800734a <_dtoa_r+0x4fa>
 800728e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007292:	2200      	movs	r2, #0
 8007294:	4b5c      	ldr	r3, [pc, #368]	; (8007408 <_dtoa_r+0x5b8>)
 8007296:	f7f8 ff67 	bl	8000168 <__aeabi_dsub>
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072a2:	4633      	mov	r3, r6
 80072a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072a6:	f7f9 fba7 	bl	80009f8 <__aeabi_dcmpgt>
 80072aa:	2800      	cmp	r0, #0
 80072ac:	f040 829e 	bne.w	80077ec <_dtoa_r+0x99c>
 80072b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80072ba:	f7f9 fb7f 	bl	80009bc <__aeabi_dcmplt>
 80072be:	2800      	cmp	r0, #0
 80072c0:	f040 8292 	bne.w	80077e8 <_dtoa_r+0x998>
 80072c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80072c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80072cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f2c0 8153 	blt.w	800757a <_dtoa_r+0x72a>
 80072d4:	f1b9 0f0e 	cmp.w	r9, #14
 80072d8:	f300 814f 	bgt.w	800757a <_dtoa_r+0x72a>
 80072dc:	4b45      	ldr	r3, [pc, #276]	; (80073f4 <_dtoa_r+0x5a4>)
 80072de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80072e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80072e6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80072ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f280 80db 	bge.w	80074a8 <_dtoa_r+0x658>
 80072f2:	9b02      	ldr	r3, [sp, #8]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f300 80d7 	bgt.w	80074a8 <_dtoa_r+0x658>
 80072fa:	f040 8274 	bne.w	80077e6 <_dtoa_r+0x996>
 80072fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007302:	2200      	movs	r2, #0
 8007304:	4b40      	ldr	r3, [pc, #256]	; (8007408 <_dtoa_r+0x5b8>)
 8007306:	f7f9 f8e7 	bl	80004d8 <__aeabi_dmul>
 800730a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800730e:	f7f9 fb69 	bl	80009e4 <__aeabi_dcmpge>
 8007312:	9c02      	ldr	r4, [sp, #8]
 8007314:	4626      	mov	r6, r4
 8007316:	2800      	cmp	r0, #0
 8007318:	f040 824a 	bne.w	80077b0 <_dtoa_r+0x960>
 800731c:	2331      	movs	r3, #49	; 0x31
 800731e:	9f08      	ldr	r7, [sp, #32]
 8007320:	f109 0901 	add.w	r9, r9, #1
 8007324:	f807 3b01 	strb.w	r3, [r7], #1
 8007328:	e246      	b.n	80077b8 <_dtoa_r+0x968>
 800732a:	07e2      	lsls	r2, r4, #31
 800732c:	d505      	bpl.n	800733a <_dtoa_r+0x4ea>
 800732e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007332:	f7f9 f8d1 	bl	80004d8 <__aeabi_dmul>
 8007336:	2301      	movs	r3, #1
 8007338:	3701      	adds	r7, #1
 800733a:	1064      	asrs	r4, r4, #1
 800733c:	3608      	adds	r6, #8
 800733e:	e76d      	b.n	800721c <_dtoa_r+0x3cc>
 8007340:	2702      	movs	r7, #2
 8007342:	e770      	b.n	8007226 <_dtoa_r+0x3d6>
 8007344:	46c8      	mov	r8, r9
 8007346:	9c02      	ldr	r4, [sp, #8]
 8007348:	e78f      	b.n	800726a <_dtoa_r+0x41a>
 800734a:	9908      	ldr	r1, [sp, #32]
 800734c:	4b29      	ldr	r3, [pc, #164]	; (80073f4 <_dtoa_r+0x5a4>)
 800734e:	4421      	add	r1, r4
 8007350:	9112      	str	r1, [sp, #72]	; 0x48
 8007352:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007354:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007358:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800735c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007360:	2900      	cmp	r1, #0
 8007362:	d055      	beq.n	8007410 <_dtoa_r+0x5c0>
 8007364:	2000      	movs	r0, #0
 8007366:	4929      	ldr	r1, [pc, #164]	; (800740c <_dtoa_r+0x5bc>)
 8007368:	f7f9 f9e0 	bl	800072c <__aeabi_ddiv>
 800736c:	463b      	mov	r3, r7
 800736e:	4632      	mov	r2, r6
 8007370:	f7f8 fefa 	bl	8000168 <__aeabi_dsub>
 8007374:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007378:	9f08      	ldr	r7, [sp, #32]
 800737a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800737e:	f7f9 fb5b 	bl	8000a38 <__aeabi_d2iz>
 8007382:	4604      	mov	r4, r0
 8007384:	f7f9 f83e 	bl	8000404 <__aeabi_i2d>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007390:	f7f8 feea 	bl	8000168 <__aeabi_dsub>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	3430      	adds	r4, #48	; 0x30
 800739a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800739e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073a2:	f807 4b01 	strb.w	r4, [r7], #1
 80073a6:	f7f9 fb09 	bl	80009bc <__aeabi_dcmplt>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	d174      	bne.n	8007498 <_dtoa_r+0x648>
 80073ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073b2:	2000      	movs	r0, #0
 80073b4:	4911      	ldr	r1, [pc, #68]	; (80073fc <_dtoa_r+0x5ac>)
 80073b6:	f7f8 fed7 	bl	8000168 <__aeabi_dsub>
 80073ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073be:	f7f9 fafd 	bl	80009bc <__aeabi_dcmplt>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f040 80b6 	bne.w	8007534 <_dtoa_r+0x6e4>
 80073c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073ca:	429f      	cmp	r7, r3
 80073cc:	f43f af7a 	beq.w	80072c4 <_dtoa_r+0x474>
 80073d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073d4:	2200      	movs	r2, #0
 80073d6:	4b0a      	ldr	r3, [pc, #40]	; (8007400 <_dtoa_r+0x5b0>)
 80073d8:	f7f9 f87e 	bl	80004d8 <__aeabi_dmul>
 80073dc:	2200      	movs	r2, #0
 80073de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073e6:	4b06      	ldr	r3, [pc, #24]	; (8007400 <_dtoa_r+0x5b0>)
 80073e8:	f7f9 f876 	bl	80004d8 <__aeabi_dmul>
 80073ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073f0:	e7c3      	b.n	800737a <_dtoa_r+0x52a>
 80073f2:	bf00      	nop
 80073f4:	08009358 	.word	0x08009358
 80073f8:	08009330 	.word	0x08009330
 80073fc:	3ff00000 	.word	0x3ff00000
 8007400:	40240000 	.word	0x40240000
 8007404:	401c0000 	.word	0x401c0000
 8007408:	40140000 	.word	0x40140000
 800740c:	3fe00000 	.word	0x3fe00000
 8007410:	4630      	mov	r0, r6
 8007412:	4639      	mov	r1, r7
 8007414:	f7f9 f860 	bl	80004d8 <__aeabi_dmul>
 8007418:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800741a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800741e:	9c08      	ldr	r4, [sp, #32]
 8007420:	9314      	str	r3, [sp, #80]	; 0x50
 8007422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007426:	f7f9 fb07 	bl	8000a38 <__aeabi_d2iz>
 800742a:	9015      	str	r0, [sp, #84]	; 0x54
 800742c:	f7f8 ffea 	bl	8000404 <__aeabi_i2d>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007438:	f7f8 fe96 	bl	8000168 <__aeabi_dsub>
 800743c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800743e:	4606      	mov	r6, r0
 8007440:	3330      	adds	r3, #48	; 0x30
 8007442:	f804 3b01 	strb.w	r3, [r4], #1
 8007446:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007448:	460f      	mov	r7, r1
 800744a:	429c      	cmp	r4, r3
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	d124      	bne.n	800749c <_dtoa_r+0x64c>
 8007452:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007456:	4bb3      	ldr	r3, [pc, #716]	; (8007724 <_dtoa_r+0x8d4>)
 8007458:	f7f8 fe88 	bl	800016c <__adddf3>
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	4630      	mov	r0, r6
 8007462:	4639      	mov	r1, r7
 8007464:	f7f9 fac8 	bl	80009f8 <__aeabi_dcmpgt>
 8007468:	2800      	cmp	r0, #0
 800746a:	d162      	bne.n	8007532 <_dtoa_r+0x6e2>
 800746c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007470:	2000      	movs	r0, #0
 8007472:	49ac      	ldr	r1, [pc, #688]	; (8007724 <_dtoa_r+0x8d4>)
 8007474:	f7f8 fe78 	bl	8000168 <__aeabi_dsub>
 8007478:	4602      	mov	r2, r0
 800747a:	460b      	mov	r3, r1
 800747c:	4630      	mov	r0, r6
 800747e:	4639      	mov	r1, r7
 8007480:	f7f9 fa9c 	bl	80009bc <__aeabi_dcmplt>
 8007484:	2800      	cmp	r0, #0
 8007486:	f43f af1d 	beq.w	80072c4 <_dtoa_r+0x474>
 800748a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800748c:	1e7b      	subs	r3, r7, #1
 800748e:	9314      	str	r3, [sp, #80]	; 0x50
 8007490:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007494:	2b30      	cmp	r3, #48	; 0x30
 8007496:	d0f8      	beq.n	800748a <_dtoa_r+0x63a>
 8007498:	46c1      	mov	r9, r8
 800749a:	e03a      	b.n	8007512 <_dtoa_r+0x6c2>
 800749c:	4ba2      	ldr	r3, [pc, #648]	; (8007728 <_dtoa_r+0x8d8>)
 800749e:	f7f9 f81b 	bl	80004d8 <__aeabi_dmul>
 80074a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074a6:	e7bc      	b.n	8007422 <_dtoa_r+0x5d2>
 80074a8:	9f08      	ldr	r7, [sp, #32]
 80074aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074b2:	f7f9 f93b 	bl	800072c <__aeabi_ddiv>
 80074b6:	f7f9 fabf 	bl	8000a38 <__aeabi_d2iz>
 80074ba:	4604      	mov	r4, r0
 80074bc:	f7f8 ffa2 	bl	8000404 <__aeabi_i2d>
 80074c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074c4:	f7f9 f808 	bl	80004d8 <__aeabi_dmul>
 80074c8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80074cc:	460b      	mov	r3, r1
 80074ce:	4602      	mov	r2, r0
 80074d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074d4:	f7f8 fe48 	bl	8000168 <__aeabi_dsub>
 80074d8:	f807 6b01 	strb.w	r6, [r7], #1
 80074dc:	9e08      	ldr	r6, [sp, #32]
 80074de:	9b02      	ldr	r3, [sp, #8]
 80074e0:	1bbe      	subs	r6, r7, r6
 80074e2:	42b3      	cmp	r3, r6
 80074e4:	d13a      	bne.n	800755c <_dtoa_r+0x70c>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	f7f8 fe3f 	bl	800016c <__adddf3>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074fa:	f7f9 fa7d 	bl	80009f8 <__aeabi_dcmpgt>
 80074fe:	bb58      	cbnz	r0, 8007558 <_dtoa_r+0x708>
 8007500:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007504:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007508:	f7f9 fa4e 	bl	80009a8 <__aeabi_dcmpeq>
 800750c:	b108      	cbz	r0, 8007512 <_dtoa_r+0x6c2>
 800750e:	07e1      	lsls	r1, r4, #31
 8007510:	d422      	bmi.n	8007558 <_dtoa_r+0x708>
 8007512:	4628      	mov	r0, r5
 8007514:	4651      	mov	r1, sl
 8007516:	f000 faf1 	bl	8007afc <_Bfree>
 800751a:	2300      	movs	r3, #0
 800751c:	703b      	strb	r3, [r7, #0]
 800751e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007520:	f109 0001 	add.w	r0, r9, #1
 8007524:	6018      	str	r0, [r3, #0]
 8007526:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007528:	2b00      	cmp	r3, #0
 800752a:	f43f acdf 	beq.w	8006eec <_dtoa_r+0x9c>
 800752e:	601f      	str	r7, [r3, #0]
 8007530:	e4dc      	b.n	8006eec <_dtoa_r+0x9c>
 8007532:	4627      	mov	r7, r4
 8007534:	463b      	mov	r3, r7
 8007536:	461f      	mov	r7, r3
 8007538:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800753c:	2a39      	cmp	r2, #57	; 0x39
 800753e:	d107      	bne.n	8007550 <_dtoa_r+0x700>
 8007540:	9a08      	ldr	r2, [sp, #32]
 8007542:	429a      	cmp	r2, r3
 8007544:	d1f7      	bne.n	8007536 <_dtoa_r+0x6e6>
 8007546:	2230      	movs	r2, #48	; 0x30
 8007548:	9908      	ldr	r1, [sp, #32]
 800754a:	f108 0801 	add.w	r8, r8, #1
 800754e:	700a      	strb	r2, [r1, #0]
 8007550:	781a      	ldrb	r2, [r3, #0]
 8007552:	3201      	adds	r2, #1
 8007554:	701a      	strb	r2, [r3, #0]
 8007556:	e79f      	b.n	8007498 <_dtoa_r+0x648>
 8007558:	46c8      	mov	r8, r9
 800755a:	e7eb      	b.n	8007534 <_dtoa_r+0x6e4>
 800755c:	2200      	movs	r2, #0
 800755e:	4b72      	ldr	r3, [pc, #456]	; (8007728 <_dtoa_r+0x8d8>)
 8007560:	f7f8 ffba 	bl	80004d8 <__aeabi_dmul>
 8007564:	4602      	mov	r2, r0
 8007566:	460b      	mov	r3, r1
 8007568:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800756c:	2200      	movs	r2, #0
 800756e:	2300      	movs	r3, #0
 8007570:	f7f9 fa1a 	bl	80009a8 <__aeabi_dcmpeq>
 8007574:	2800      	cmp	r0, #0
 8007576:	d098      	beq.n	80074aa <_dtoa_r+0x65a>
 8007578:	e7cb      	b.n	8007512 <_dtoa_r+0x6c2>
 800757a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800757c:	2a00      	cmp	r2, #0
 800757e:	f000 80cd 	beq.w	800771c <_dtoa_r+0x8cc>
 8007582:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007584:	2a01      	cmp	r2, #1
 8007586:	f300 80af 	bgt.w	80076e8 <_dtoa_r+0x898>
 800758a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800758c:	2a00      	cmp	r2, #0
 800758e:	f000 80a7 	beq.w	80076e0 <_dtoa_r+0x890>
 8007592:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007596:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007598:	9f06      	ldr	r7, [sp, #24]
 800759a:	9a06      	ldr	r2, [sp, #24]
 800759c:	2101      	movs	r1, #1
 800759e:	441a      	add	r2, r3
 80075a0:	9206      	str	r2, [sp, #24]
 80075a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075a4:	4628      	mov	r0, r5
 80075a6:	441a      	add	r2, r3
 80075a8:	9209      	str	r2, [sp, #36]	; 0x24
 80075aa:	f000 fb61 	bl	8007c70 <__i2b>
 80075ae:	4606      	mov	r6, r0
 80075b0:	2f00      	cmp	r7, #0
 80075b2:	dd0c      	ble.n	80075ce <_dtoa_r+0x77e>
 80075b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dd09      	ble.n	80075ce <_dtoa_r+0x77e>
 80075ba:	42bb      	cmp	r3, r7
 80075bc:	bfa8      	it	ge
 80075be:	463b      	movge	r3, r7
 80075c0:	9a06      	ldr	r2, [sp, #24]
 80075c2:	1aff      	subs	r7, r7, r3
 80075c4:	1ad2      	subs	r2, r2, r3
 80075c6:	9206      	str	r2, [sp, #24]
 80075c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	9309      	str	r3, [sp, #36]	; 0x24
 80075ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075d0:	b1f3      	cbz	r3, 8007610 <_dtoa_r+0x7c0>
 80075d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 80a9 	beq.w	800772c <_dtoa_r+0x8dc>
 80075da:	2c00      	cmp	r4, #0
 80075dc:	dd10      	ble.n	8007600 <_dtoa_r+0x7b0>
 80075de:	4631      	mov	r1, r6
 80075e0:	4622      	mov	r2, r4
 80075e2:	4628      	mov	r0, r5
 80075e4:	f000 fbfe 	bl	8007de4 <__pow5mult>
 80075e8:	4652      	mov	r2, sl
 80075ea:	4601      	mov	r1, r0
 80075ec:	4606      	mov	r6, r0
 80075ee:	4628      	mov	r0, r5
 80075f0:	f000 fb54 	bl	8007c9c <__multiply>
 80075f4:	4680      	mov	r8, r0
 80075f6:	4651      	mov	r1, sl
 80075f8:	4628      	mov	r0, r5
 80075fa:	f000 fa7f 	bl	8007afc <_Bfree>
 80075fe:	46c2      	mov	sl, r8
 8007600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007602:	1b1a      	subs	r2, r3, r4
 8007604:	d004      	beq.n	8007610 <_dtoa_r+0x7c0>
 8007606:	4651      	mov	r1, sl
 8007608:	4628      	mov	r0, r5
 800760a:	f000 fbeb 	bl	8007de4 <__pow5mult>
 800760e:	4682      	mov	sl, r0
 8007610:	2101      	movs	r1, #1
 8007612:	4628      	mov	r0, r5
 8007614:	f000 fb2c 	bl	8007c70 <__i2b>
 8007618:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800761a:	4604      	mov	r4, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	f340 8087 	ble.w	8007730 <_dtoa_r+0x8e0>
 8007622:	461a      	mov	r2, r3
 8007624:	4601      	mov	r1, r0
 8007626:	4628      	mov	r0, r5
 8007628:	f000 fbdc 	bl	8007de4 <__pow5mult>
 800762c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800762e:	4604      	mov	r4, r0
 8007630:	2b01      	cmp	r3, #1
 8007632:	f340 8080 	ble.w	8007736 <_dtoa_r+0x8e6>
 8007636:	f04f 0800 	mov.w	r8, #0
 800763a:	6923      	ldr	r3, [r4, #16]
 800763c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007640:	6918      	ldr	r0, [r3, #16]
 8007642:	f000 fac7 	bl	8007bd4 <__hi0bits>
 8007646:	f1c0 0020 	rsb	r0, r0, #32
 800764a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764c:	4418      	add	r0, r3
 800764e:	f010 001f 	ands.w	r0, r0, #31
 8007652:	f000 8092 	beq.w	800777a <_dtoa_r+0x92a>
 8007656:	f1c0 0320 	rsb	r3, r0, #32
 800765a:	2b04      	cmp	r3, #4
 800765c:	f340 808a 	ble.w	8007774 <_dtoa_r+0x924>
 8007660:	f1c0 001c 	rsb	r0, r0, #28
 8007664:	9b06      	ldr	r3, [sp, #24]
 8007666:	4407      	add	r7, r0
 8007668:	4403      	add	r3, r0
 800766a:	9306      	str	r3, [sp, #24]
 800766c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800766e:	4403      	add	r3, r0
 8007670:	9309      	str	r3, [sp, #36]	; 0x24
 8007672:	9b06      	ldr	r3, [sp, #24]
 8007674:	2b00      	cmp	r3, #0
 8007676:	dd05      	ble.n	8007684 <_dtoa_r+0x834>
 8007678:	4651      	mov	r1, sl
 800767a:	461a      	mov	r2, r3
 800767c:	4628      	mov	r0, r5
 800767e:	f000 fc0b 	bl	8007e98 <__lshift>
 8007682:	4682      	mov	sl, r0
 8007684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007686:	2b00      	cmp	r3, #0
 8007688:	dd05      	ble.n	8007696 <_dtoa_r+0x846>
 800768a:	4621      	mov	r1, r4
 800768c:	461a      	mov	r2, r3
 800768e:	4628      	mov	r0, r5
 8007690:	f000 fc02 	bl	8007e98 <__lshift>
 8007694:	4604      	mov	r4, r0
 8007696:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007698:	2b00      	cmp	r3, #0
 800769a:	d070      	beq.n	800777e <_dtoa_r+0x92e>
 800769c:	4621      	mov	r1, r4
 800769e:	4650      	mov	r0, sl
 80076a0:	f000 fc66 	bl	8007f70 <__mcmp>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	da6a      	bge.n	800777e <_dtoa_r+0x92e>
 80076a8:	2300      	movs	r3, #0
 80076aa:	4651      	mov	r1, sl
 80076ac:	220a      	movs	r2, #10
 80076ae:	4628      	mov	r0, r5
 80076b0:	f000 fa46 	bl	8007b40 <__multadd>
 80076b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b6:	4682      	mov	sl, r0
 80076b8:	f109 39ff 	add.w	r9, r9, #4294967295
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 8193 	beq.w	80079e8 <_dtoa_r+0xb98>
 80076c2:	4631      	mov	r1, r6
 80076c4:	2300      	movs	r3, #0
 80076c6:	220a      	movs	r2, #10
 80076c8:	4628      	mov	r0, r5
 80076ca:	f000 fa39 	bl	8007b40 <__multadd>
 80076ce:	f1bb 0f00 	cmp.w	fp, #0
 80076d2:	4606      	mov	r6, r0
 80076d4:	f300 8093 	bgt.w	80077fe <_dtoa_r+0x9ae>
 80076d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076da:	2b02      	cmp	r3, #2
 80076dc:	dc57      	bgt.n	800778e <_dtoa_r+0x93e>
 80076de:	e08e      	b.n	80077fe <_dtoa_r+0x9ae>
 80076e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80076e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076e6:	e756      	b.n	8007596 <_dtoa_r+0x746>
 80076e8:	9b02      	ldr	r3, [sp, #8]
 80076ea:	1e5c      	subs	r4, r3, #1
 80076ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ee:	42a3      	cmp	r3, r4
 80076f0:	bfb7      	itett	lt
 80076f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80076f4:	1b1c      	subge	r4, r3, r4
 80076f6:	1ae2      	sublt	r2, r4, r3
 80076f8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80076fa:	bfbe      	ittt	lt
 80076fc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80076fe:	189b      	addlt	r3, r3, r2
 8007700:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007702:	9b02      	ldr	r3, [sp, #8]
 8007704:	bfb8      	it	lt
 8007706:	2400      	movlt	r4, #0
 8007708:	2b00      	cmp	r3, #0
 800770a:	bfbb      	ittet	lt
 800770c:	9b06      	ldrlt	r3, [sp, #24]
 800770e:	9a02      	ldrlt	r2, [sp, #8]
 8007710:	9f06      	ldrge	r7, [sp, #24]
 8007712:	1a9f      	sublt	r7, r3, r2
 8007714:	bfac      	ite	ge
 8007716:	9b02      	ldrge	r3, [sp, #8]
 8007718:	2300      	movlt	r3, #0
 800771a:	e73e      	b.n	800759a <_dtoa_r+0x74a>
 800771c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800771e:	9f06      	ldr	r7, [sp, #24]
 8007720:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007722:	e745      	b.n	80075b0 <_dtoa_r+0x760>
 8007724:	3fe00000 	.word	0x3fe00000
 8007728:	40240000 	.word	0x40240000
 800772c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800772e:	e76a      	b.n	8007606 <_dtoa_r+0x7b6>
 8007730:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007732:	2b01      	cmp	r3, #1
 8007734:	dc19      	bgt.n	800776a <_dtoa_r+0x91a>
 8007736:	9b04      	ldr	r3, [sp, #16]
 8007738:	b9bb      	cbnz	r3, 800776a <_dtoa_r+0x91a>
 800773a:	9b05      	ldr	r3, [sp, #20]
 800773c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007740:	b99b      	cbnz	r3, 800776a <_dtoa_r+0x91a>
 8007742:	9b05      	ldr	r3, [sp, #20]
 8007744:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007748:	0d1b      	lsrs	r3, r3, #20
 800774a:	051b      	lsls	r3, r3, #20
 800774c:	b183      	cbz	r3, 8007770 <_dtoa_r+0x920>
 800774e:	f04f 0801 	mov.w	r8, #1
 8007752:	9b06      	ldr	r3, [sp, #24]
 8007754:	3301      	adds	r3, #1
 8007756:	9306      	str	r3, [sp, #24]
 8007758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800775a:	3301      	adds	r3, #1
 800775c:	9309      	str	r3, [sp, #36]	; 0x24
 800775e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007760:	2b00      	cmp	r3, #0
 8007762:	f47f af6a 	bne.w	800763a <_dtoa_r+0x7ea>
 8007766:	2001      	movs	r0, #1
 8007768:	e76f      	b.n	800764a <_dtoa_r+0x7fa>
 800776a:	f04f 0800 	mov.w	r8, #0
 800776e:	e7f6      	b.n	800775e <_dtoa_r+0x90e>
 8007770:	4698      	mov	r8, r3
 8007772:	e7f4      	b.n	800775e <_dtoa_r+0x90e>
 8007774:	f43f af7d 	beq.w	8007672 <_dtoa_r+0x822>
 8007778:	4618      	mov	r0, r3
 800777a:	301c      	adds	r0, #28
 800777c:	e772      	b.n	8007664 <_dtoa_r+0x814>
 800777e:	9b02      	ldr	r3, [sp, #8]
 8007780:	2b00      	cmp	r3, #0
 8007782:	dc36      	bgt.n	80077f2 <_dtoa_r+0x9a2>
 8007784:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007786:	2b02      	cmp	r3, #2
 8007788:	dd33      	ble.n	80077f2 <_dtoa_r+0x9a2>
 800778a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800778e:	f1bb 0f00 	cmp.w	fp, #0
 8007792:	d10d      	bne.n	80077b0 <_dtoa_r+0x960>
 8007794:	4621      	mov	r1, r4
 8007796:	465b      	mov	r3, fp
 8007798:	2205      	movs	r2, #5
 800779a:	4628      	mov	r0, r5
 800779c:	f000 f9d0 	bl	8007b40 <__multadd>
 80077a0:	4601      	mov	r1, r0
 80077a2:	4604      	mov	r4, r0
 80077a4:	4650      	mov	r0, sl
 80077a6:	f000 fbe3 	bl	8007f70 <__mcmp>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	f73f adb6 	bgt.w	800731c <_dtoa_r+0x4cc>
 80077b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077b2:	9f08      	ldr	r7, [sp, #32]
 80077b4:	ea6f 0903 	mvn.w	r9, r3
 80077b8:	f04f 0800 	mov.w	r8, #0
 80077bc:	4621      	mov	r1, r4
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 f99c 	bl	8007afc <_Bfree>
 80077c4:	2e00      	cmp	r6, #0
 80077c6:	f43f aea4 	beq.w	8007512 <_dtoa_r+0x6c2>
 80077ca:	f1b8 0f00 	cmp.w	r8, #0
 80077ce:	d005      	beq.n	80077dc <_dtoa_r+0x98c>
 80077d0:	45b0      	cmp	r8, r6
 80077d2:	d003      	beq.n	80077dc <_dtoa_r+0x98c>
 80077d4:	4641      	mov	r1, r8
 80077d6:	4628      	mov	r0, r5
 80077d8:	f000 f990 	bl	8007afc <_Bfree>
 80077dc:	4631      	mov	r1, r6
 80077de:	4628      	mov	r0, r5
 80077e0:	f000 f98c 	bl	8007afc <_Bfree>
 80077e4:	e695      	b.n	8007512 <_dtoa_r+0x6c2>
 80077e6:	2400      	movs	r4, #0
 80077e8:	4626      	mov	r6, r4
 80077ea:	e7e1      	b.n	80077b0 <_dtoa_r+0x960>
 80077ec:	46c1      	mov	r9, r8
 80077ee:	4626      	mov	r6, r4
 80077f0:	e594      	b.n	800731c <_dtoa_r+0x4cc>
 80077f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 80fc 	beq.w	80079f6 <_dtoa_r+0xba6>
 80077fe:	2f00      	cmp	r7, #0
 8007800:	dd05      	ble.n	800780e <_dtoa_r+0x9be>
 8007802:	4631      	mov	r1, r6
 8007804:	463a      	mov	r2, r7
 8007806:	4628      	mov	r0, r5
 8007808:	f000 fb46 	bl	8007e98 <__lshift>
 800780c:	4606      	mov	r6, r0
 800780e:	f1b8 0f00 	cmp.w	r8, #0
 8007812:	d05c      	beq.n	80078ce <_dtoa_r+0xa7e>
 8007814:	4628      	mov	r0, r5
 8007816:	6871      	ldr	r1, [r6, #4]
 8007818:	f000 f930 	bl	8007a7c <_Balloc>
 800781c:	4607      	mov	r7, r0
 800781e:	b928      	cbnz	r0, 800782c <_dtoa_r+0x9dc>
 8007820:	4602      	mov	r2, r0
 8007822:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007826:	4b7e      	ldr	r3, [pc, #504]	; (8007a20 <_dtoa_r+0xbd0>)
 8007828:	f7ff bb26 	b.w	8006e78 <_dtoa_r+0x28>
 800782c:	6932      	ldr	r2, [r6, #16]
 800782e:	f106 010c 	add.w	r1, r6, #12
 8007832:	3202      	adds	r2, #2
 8007834:	0092      	lsls	r2, r2, #2
 8007836:	300c      	adds	r0, #12
 8007838:	f000 f912 	bl	8007a60 <memcpy>
 800783c:	2201      	movs	r2, #1
 800783e:	4639      	mov	r1, r7
 8007840:	4628      	mov	r0, r5
 8007842:	f000 fb29 	bl	8007e98 <__lshift>
 8007846:	46b0      	mov	r8, r6
 8007848:	4606      	mov	r6, r0
 800784a:	9b08      	ldr	r3, [sp, #32]
 800784c:	3301      	adds	r3, #1
 800784e:	9302      	str	r3, [sp, #8]
 8007850:	9b08      	ldr	r3, [sp, #32]
 8007852:	445b      	add	r3, fp
 8007854:	930a      	str	r3, [sp, #40]	; 0x28
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	9309      	str	r3, [sp, #36]	; 0x24
 800785e:	9b02      	ldr	r3, [sp, #8]
 8007860:	4621      	mov	r1, r4
 8007862:	4650      	mov	r0, sl
 8007864:	f103 3bff 	add.w	fp, r3, #4294967295
 8007868:	f7ff fa64 	bl	8006d34 <quorem>
 800786c:	4603      	mov	r3, r0
 800786e:	4641      	mov	r1, r8
 8007870:	3330      	adds	r3, #48	; 0x30
 8007872:	9004      	str	r0, [sp, #16]
 8007874:	4650      	mov	r0, sl
 8007876:	930b      	str	r3, [sp, #44]	; 0x2c
 8007878:	f000 fb7a 	bl	8007f70 <__mcmp>
 800787c:	4632      	mov	r2, r6
 800787e:	9006      	str	r0, [sp, #24]
 8007880:	4621      	mov	r1, r4
 8007882:	4628      	mov	r0, r5
 8007884:	f000 fb90 	bl	8007fa8 <__mdiff>
 8007888:	68c2      	ldr	r2, [r0, #12]
 800788a:	4607      	mov	r7, r0
 800788c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800788e:	bb02      	cbnz	r2, 80078d2 <_dtoa_r+0xa82>
 8007890:	4601      	mov	r1, r0
 8007892:	4650      	mov	r0, sl
 8007894:	f000 fb6c 	bl	8007f70 <__mcmp>
 8007898:	4602      	mov	r2, r0
 800789a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800789c:	4639      	mov	r1, r7
 800789e:	4628      	mov	r0, r5
 80078a0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80078a4:	f000 f92a 	bl	8007afc <_Bfree>
 80078a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078ac:	9f02      	ldr	r7, [sp, #8]
 80078ae:	ea43 0102 	orr.w	r1, r3, r2
 80078b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b4:	430b      	orrs	r3, r1
 80078b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078b8:	d10d      	bne.n	80078d6 <_dtoa_r+0xa86>
 80078ba:	2b39      	cmp	r3, #57	; 0x39
 80078bc:	d027      	beq.n	800790e <_dtoa_r+0xabe>
 80078be:	9a06      	ldr	r2, [sp, #24]
 80078c0:	2a00      	cmp	r2, #0
 80078c2:	dd01      	ble.n	80078c8 <_dtoa_r+0xa78>
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	3331      	adds	r3, #49	; 0x31
 80078c8:	f88b 3000 	strb.w	r3, [fp]
 80078cc:	e776      	b.n	80077bc <_dtoa_r+0x96c>
 80078ce:	4630      	mov	r0, r6
 80078d0:	e7b9      	b.n	8007846 <_dtoa_r+0x9f6>
 80078d2:	2201      	movs	r2, #1
 80078d4:	e7e2      	b.n	800789c <_dtoa_r+0xa4c>
 80078d6:	9906      	ldr	r1, [sp, #24]
 80078d8:	2900      	cmp	r1, #0
 80078da:	db04      	blt.n	80078e6 <_dtoa_r+0xa96>
 80078dc:	9822      	ldr	r0, [sp, #136]	; 0x88
 80078de:	4301      	orrs	r1, r0
 80078e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078e2:	4301      	orrs	r1, r0
 80078e4:	d120      	bne.n	8007928 <_dtoa_r+0xad8>
 80078e6:	2a00      	cmp	r2, #0
 80078e8:	ddee      	ble.n	80078c8 <_dtoa_r+0xa78>
 80078ea:	4651      	mov	r1, sl
 80078ec:	2201      	movs	r2, #1
 80078ee:	4628      	mov	r0, r5
 80078f0:	9302      	str	r3, [sp, #8]
 80078f2:	f000 fad1 	bl	8007e98 <__lshift>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4682      	mov	sl, r0
 80078fa:	f000 fb39 	bl	8007f70 <__mcmp>
 80078fe:	2800      	cmp	r0, #0
 8007900:	9b02      	ldr	r3, [sp, #8]
 8007902:	dc02      	bgt.n	800790a <_dtoa_r+0xaba>
 8007904:	d1e0      	bne.n	80078c8 <_dtoa_r+0xa78>
 8007906:	07da      	lsls	r2, r3, #31
 8007908:	d5de      	bpl.n	80078c8 <_dtoa_r+0xa78>
 800790a:	2b39      	cmp	r3, #57	; 0x39
 800790c:	d1da      	bne.n	80078c4 <_dtoa_r+0xa74>
 800790e:	2339      	movs	r3, #57	; 0x39
 8007910:	f88b 3000 	strb.w	r3, [fp]
 8007914:	463b      	mov	r3, r7
 8007916:	461f      	mov	r7, r3
 8007918:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800791c:	3b01      	subs	r3, #1
 800791e:	2a39      	cmp	r2, #57	; 0x39
 8007920:	d050      	beq.n	80079c4 <_dtoa_r+0xb74>
 8007922:	3201      	adds	r2, #1
 8007924:	701a      	strb	r2, [r3, #0]
 8007926:	e749      	b.n	80077bc <_dtoa_r+0x96c>
 8007928:	2a00      	cmp	r2, #0
 800792a:	dd03      	ble.n	8007934 <_dtoa_r+0xae4>
 800792c:	2b39      	cmp	r3, #57	; 0x39
 800792e:	d0ee      	beq.n	800790e <_dtoa_r+0xabe>
 8007930:	3301      	adds	r3, #1
 8007932:	e7c9      	b.n	80078c8 <_dtoa_r+0xa78>
 8007934:	9a02      	ldr	r2, [sp, #8]
 8007936:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007938:	f802 3c01 	strb.w	r3, [r2, #-1]
 800793c:	428a      	cmp	r2, r1
 800793e:	d02a      	beq.n	8007996 <_dtoa_r+0xb46>
 8007940:	4651      	mov	r1, sl
 8007942:	2300      	movs	r3, #0
 8007944:	220a      	movs	r2, #10
 8007946:	4628      	mov	r0, r5
 8007948:	f000 f8fa 	bl	8007b40 <__multadd>
 800794c:	45b0      	cmp	r8, r6
 800794e:	4682      	mov	sl, r0
 8007950:	f04f 0300 	mov.w	r3, #0
 8007954:	f04f 020a 	mov.w	r2, #10
 8007958:	4641      	mov	r1, r8
 800795a:	4628      	mov	r0, r5
 800795c:	d107      	bne.n	800796e <_dtoa_r+0xb1e>
 800795e:	f000 f8ef 	bl	8007b40 <__multadd>
 8007962:	4680      	mov	r8, r0
 8007964:	4606      	mov	r6, r0
 8007966:	9b02      	ldr	r3, [sp, #8]
 8007968:	3301      	adds	r3, #1
 800796a:	9302      	str	r3, [sp, #8]
 800796c:	e777      	b.n	800785e <_dtoa_r+0xa0e>
 800796e:	f000 f8e7 	bl	8007b40 <__multadd>
 8007972:	4631      	mov	r1, r6
 8007974:	4680      	mov	r8, r0
 8007976:	2300      	movs	r3, #0
 8007978:	220a      	movs	r2, #10
 800797a:	4628      	mov	r0, r5
 800797c:	f000 f8e0 	bl	8007b40 <__multadd>
 8007980:	4606      	mov	r6, r0
 8007982:	e7f0      	b.n	8007966 <_dtoa_r+0xb16>
 8007984:	f1bb 0f00 	cmp.w	fp, #0
 8007988:	bfcc      	ite	gt
 800798a:	465f      	movgt	r7, fp
 800798c:	2701      	movle	r7, #1
 800798e:	f04f 0800 	mov.w	r8, #0
 8007992:	9a08      	ldr	r2, [sp, #32]
 8007994:	4417      	add	r7, r2
 8007996:	4651      	mov	r1, sl
 8007998:	2201      	movs	r2, #1
 800799a:	4628      	mov	r0, r5
 800799c:	9302      	str	r3, [sp, #8]
 800799e:	f000 fa7b 	bl	8007e98 <__lshift>
 80079a2:	4621      	mov	r1, r4
 80079a4:	4682      	mov	sl, r0
 80079a6:	f000 fae3 	bl	8007f70 <__mcmp>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	dcb2      	bgt.n	8007914 <_dtoa_r+0xac4>
 80079ae:	d102      	bne.n	80079b6 <_dtoa_r+0xb66>
 80079b0:	9b02      	ldr	r3, [sp, #8]
 80079b2:	07db      	lsls	r3, r3, #31
 80079b4:	d4ae      	bmi.n	8007914 <_dtoa_r+0xac4>
 80079b6:	463b      	mov	r3, r7
 80079b8:	461f      	mov	r7, r3
 80079ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079be:	2a30      	cmp	r2, #48	; 0x30
 80079c0:	d0fa      	beq.n	80079b8 <_dtoa_r+0xb68>
 80079c2:	e6fb      	b.n	80077bc <_dtoa_r+0x96c>
 80079c4:	9a08      	ldr	r2, [sp, #32]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d1a5      	bne.n	8007916 <_dtoa_r+0xac6>
 80079ca:	2331      	movs	r3, #49	; 0x31
 80079cc:	f109 0901 	add.w	r9, r9, #1
 80079d0:	7013      	strb	r3, [r2, #0]
 80079d2:	e6f3      	b.n	80077bc <_dtoa_r+0x96c>
 80079d4:	4b13      	ldr	r3, [pc, #76]	; (8007a24 <_dtoa_r+0xbd4>)
 80079d6:	f7ff baa7 	b.w	8006f28 <_dtoa_r+0xd8>
 80079da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f47f aa80 	bne.w	8006ee2 <_dtoa_r+0x92>
 80079e2:	4b11      	ldr	r3, [pc, #68]	; (8007a28 <_dtoa_r+0xbd8>)
 80079e4:	f7ff baa0 	b.w	8006f28 <_dtoa_r+0xd8>
 80079e8:	f1bb 0f00 	cmp.w	fp, #0
 80079ec:	dc03      	bgt.n	80079f6 <_dtoa_r+0xba6>
 80079ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	f73f aecc 	bgt.w	800778e <_dtoa_r+0x93e>
 80079f6:	9f08      	ldr	r7, [sp, #32]
 80079f8:	4621      	mov	r1, r4
 80079fa:	4650      	mov	r0, sl
 80079fc:	f7ff f99a 	bl	8006d34 <quorem>
 8007a00:	9a08      	ldr	r2, [sp, #32]
 8007a02:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007a06:	f807 3b01 	strb.w	r3, [r7], #1
 8007a0a:	1aba      	subs	r2, r7, r2
 8007a0c:	4593      	cmp	fp, r2
 8007a0e:	ddb9      	ble.n	8007984 <_dtoa_r+0xb34>
 8007a10:	4651      	mov	r1, sl
 8007a12:	2300      	movs	r3, #0
 8007a14:	220a      	movs	r2, #10
 8007a16:	4628      	mov	r0, r5
 8007a18:	f000 f892 	bl	8007b40 <__multadd>
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	e7eb      	b.n	80079f8 <_dtoa_r+0xba8>
 8007a20:	080092bf 	.word	0x080092bf
 8007a24:	08009218 	.word	0x08009218
 8007a28:	0800923c 	.word	0x0800923c

08007a2c <_localeconv_r>:
 8007a2c:	4800      	ldr	r0, [pc, #0]	; (8007a30 <_localeconv_r+0x4>)
 8007a2e:	4770      	bx	lr
 8007a30:	20000160 	.word	0x20000160

08007a34 <malloc>:
 8007a34:	4b02      	ldr	r3, [pc, #8]	; (8007a40 <malloc+0xc>)
 8007a36:	4601      	mov	r1, r0
 8007a38:	6818      	ldr	r0, [r3, #0]
 8007a3a:	f000 bbfb 	b.w	8008234 <_malloc_r>
 8007a3e:	bf00      	nop
 8007a40:	2000000c 	.word	0x2000000c

08007a44 <memchr>:
 8007a44:	4603      	mov	r3, r0
 8007a46:	b510      	push	{r4, lr}
 8007a48:	b2c9      	uxtb	r1, r1
 8007a4a:	4402      	add	r2, r0
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	4618      	mov	r0, r3
 8007a50:	d101      	bne.n	8007a56 <memchr+0x12>
 8007a52:	2000      	movs	r0, #0
 8007a54:	e003      	b.n	8007a5e <memchr+0x1a>
 8007a56:	7804      	ldrb	r4, [r0, #0]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	428c      	cmp	r4, r1
 8007a5c:	d1f6      	bne.n	8007a4c <memchr+0x8>
 8007a5e:	bd10      	pop	{r4, pc}

08007a60 <memcpy>:
 8007a60:	440a      	add	r2, r1
 8007a62:	4291      	cmp	r1, r2
 8007a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a68:	d100      	bne.n	8007a6c <memcpy+0xc>
 8007a6a:	4770      	bx	lr
 8007a6c:	b510      	push	{r4, lr}
 8007a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a72:	4291      	cmp	r1, r2
 8007a74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a78:	d1f9      	bne.n	8007a6e <memcpy+0xe>
 8007a7a:	bd10      	pop	{r4, pc}

08007a7c <_Balloc>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a80:	4604      	mov	r4, r0
 8007a82:	460d      	mov	r5, r1
 8007a84:	b976      	cbnz	r6, 8007aa4 <_Balloc+0x28>
 8007a86:	2010      	movs	r0, #16
 8007a88:	f7ff ffd4 	bl	8007a34 <malloc>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	6260      	str	r0, [r4, #36]	; 0x24
 8007a90:	b920      	cbnz	r0, 8007a9c <_Balloc+0x20>
 8007a92:	2166      	movs	r1, #102	; 0x66
 8007a94:	4b17      	ldr	r3, [pc, #92]	; (8007af4 <_Balloc+0x78>)
 8007a96:	4818      	ldr	r0, [pc, #96]	; (8007af8 <_Balloc+0x7c>)
 8007a98:	f000 fd92 	bl	80085c0 <__assert_func>
 8007a9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007aa0:	6006      	str	r6, [r0, #0]
 8007aa2:	60c6      	str	r6, [r0, #12]
 8007aa4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007aa6:	68f3      	ldr	r3, [r6, #12]
 8007aa8:	b183      	cbz	r3, 8007acc <_Balloc+0x50>
 8007aaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ab2:	b9b8      	cbnz	r0, 8007ae4 <_Balloc+0x68>
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	fa01 f605 	lsl.w	r6, r1, r5
 8007aba:	1d72      	adds	r2, r6, #5
 8007abc:	4620      	mov	r0, r4
 8007abe:	0092      	lsls	r2, r2, #2
 8007ac0:	f000 fb5e 	bl	8008180 <_calloc_r>
 8007ac4:	b160      	cbz	r0, 8007ae0 <_Balloc+0x64>
 8007ac6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aca:	e00e      	b.n	8007aea <_Balloc+0x6e>
 8007acc:	2221      	movs	r2, #33	; 0x21
 8007ace:	2104      	movs	r1, #4
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fb55 	bl	8008180 <_calloc_r>
 8007ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ad8:	60f0      	str	r0, [r6, #12]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1e4      	bne.n	8007aaa <_Balloc+0x2e>
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	bd70      	pop	{r4, r5, r6, pc}
 8007ae4:	6802      	ldr	r2, [r0, #0]
 8007ae6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aea:	2300      	movs	r3, #0
 8007aec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007af0:	e7f7      	b.n	8007ae2 <_Balloc+0x66>
 8007af2:	bf00      	nop
 8007af4:	08009249 	.word	0x08009249
 8007af8:	080092d0 	.word	0x080092d0

08007afc <_Bfree>:
 8007afc:	b570      	push	{r4, r5, r6, lr}
 8007afe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	b976      	cbnz	r6, 8007b24 <_Bfree+0x28>
 8007b06:	2010      	movs	r0, #16
 8007b08:	f7ff ff94 	bl	8007a34 <malloc>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	6268      	str	r0, [r5, #36]	; 0x24
 8007b10:	b920      	cbnz	r0, 8007b1c <_Bfree+0x20>
 8007b12:	218a      	movs	r1, #138	; 0x8a
 8007b14:	4b08      	ldr	r3, [pc, #32]	; (8007b38 <_Bfree+0x3c>)
 8007b16:	4809      	ldr	r0, [pc, #36]	; (8007b3c <_Bfree+0x40>)
 8007b18:	f000 fd52 	bl	80085c0 <__assert_func>
 8007b1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b20:	6006      	str	r6, [r0, #0]
 8007b22:	60c6      	str	r6, [r0, #12]
 8007b24:	b13c      	cbz	r4, 8007b36 <_Bfree+0x3a>
 8007b26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b28:	6862      	ldr	r2, [r4, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b30:	6021      	str	r1, [r4, #0]
 8007b32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b36:	bd70      	pop	{r4, r5, r6, pc}
 8007b38:	08009249 	.word	0x08009249
 8007b3c:	080092d0 	.word	0x080092d0

08007b40 <__multadd>:
 8007b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b44:	4698      	mov	r8, r3
 8007b46:	460c      	mov	r4, r1
 8007b48:	2300      	movs	r3, #0
 8007b4a:	690e      	ldr	r6, [r1, #16]
 8007b4c:	4607      	mov	r7, r0
 8007b4e:	f101 0014 	add.w	r0, r1, #20
 8007b52:	6805      	ldr	r5, [r0, #0]
 8007b54:	3301      	adds	r3, #1
 8007b56:	b2a9      	uxth	r1, r5
 8007b58:	fb02 8101 	mla	r1, r2, r1, r8
 8007b5c:	0c2d      	lsrs	r5, r5, #16
 8007b5e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007b62:	fb02 c505 	mla	r5, r2, r5, ip
 8007b66:	b289      	uxth	r1, r1
 8007b68:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007b6c:	429e      	cmp	r6, r3
 8007b6e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007b72:	f840 1b04 	str.w	r1, [r0], #4
 8007b76:	dcec      	bgt.n	8007b52 <__multadd+0x12>
 8007b78:	f1b8 0f00 	cmp.w	r8, #0
 8007b7c:	d022      	beq.n	8007bc4 <__multadd+0x84>
 8007b7e:	68a3      	ldr	r3, [r4, #8]
 8007b80:	42b3      	cmp	r3, r6
 8007b82:	dc19      	bgt.n	8007bb8 <__multadd+0x78>
 8007b84:	6861      	ldr	r1, [r4, #4]
 8007b86:	4638      	mov	r0, r7
 8007b88:	3101      	adds	r1, #1
 8007b8a:	f7ff ff77 	bl	8007a7c <_Balloc>
 8007b8e:	4605      	mov	r5, r0
 8007b90:	b928      	cbnz	r0, 8007b9e <__multadd+0x5e>
 8007b92:	4602      	mov	r2, r0
 8007b94:	21b5      	movs	r1, #181	; 0xb5
 8007b96:	4b0d      	ldr	r3, [pc, #52]	; (8007bcc <__multadd+0x8c>)
 8007b98:	480d      	ldr	r0, [pc, #52]	; (8007bd0 <__multadd+0x90>)
 8007b9a:	f000 fd11 	bl	80085c0 <__assert_func>
 8007b9e:	6922      	ldr	r2, [r4, #16]
 8007ba0:	f104 010c 	add.w	r1, r4, #12
 8007ba4:	3202      	adds	r2, #2
 8007ba6:	0092      	lsls	r2, r2, #2
 8007ba8:	300c      	adds	r0, #12
 8007baa:	f7ff ff59 	bl	8007a60 <memcpy>
 8007bae:	4621      	mov	r1, r4
 8007bb0:	4638      	mov	r0, r7
 8007bb2:	f7ff ffa3 	bl	8007afc <_Bfree>
 8007bb6:	462c      	mov	r4, r5
 8007bb8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007bbc:	3601      	adds	r6, #1
 8007bbe:	f8c3 8014 	str.w	r8, [r3, #20]
 8007bc2:	6126      	str	r6, [r4, #16]
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bca:	bf00      	nop
 8007bcc:	080092bf 	.word	0x080092bf
 8007bd0:	080092d0 	.word	0x080092d0

08007bd4 <__hi0bits>:
 8007bd4:	0c02      	lsrs	r2, r0, #16
 8007bd6:	0412      	lsls	r2, r2, #16
 8007bd8:	4603      	mov	r3, r0
 8007bda:	b9ca      	cbnz	r2, 8007c10 <__hi0bits+0x3c>
 8007bdc:	0403      	lsls	r3, r0, #16
 8007bde:	2010      	movs	r0, #16
 8007be0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007be4:	bf04      	itt	eq
 8007be6:	021b      	lsleq	r3, r3, #8
 8007be8:	3008      	addeq	r0, #8
 8007bea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007bee:	bf04      	itt	eq
 8007bf0:	011b      	lsleq	r3, r3, #4
 8007bf2:	3004      	addeq	r0, #4
 8007bf4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007bf8:	bf04      	itt	eq
 8007bfa:	009b      	lsleq	r3, r3, #2
 8007bfc:	3002      	addeq	r0, #2
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	db05      	blt.n	8007c0e <__hi0bits+0x3a>
 8007c02:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007c06:	f100 0001 	add.w	r0, r0, #1
 8007c0a:	bf08      	it	eq
 8007c0c:	2020      	moveq	r0, #32
 8007c0e:	4770      	bx	lr
 8007c10:	2000      	movs	r0, #0
 8007c12:	e7e5      	b.n	8007be0 <__hi0bits+0xc>

08007c14 <__lo0bits>:
 8007c14:	6803      	ldr	r3, [r0, #0]
 8007c16:	4602      	mov	r2, r0
 8007c18:	f013 0007 	ands.w	r0, r3, #7
 8007c1c:	d00b      	beq.n	8007c36 <__lo0bits+0x22>
 8007c1e:	07d9      	lsls	r1, r3, #31
 8007c20:	d422      	bmi.n	8007c68 <__lo0bits+0x54>
 8007c22:	0798      	lsls	r0, r3, #30
 8007c24:	bf49      	itett	mi
 8007c26:	085b      	lsrmi	r3, r3, #1
 8007c28:	089b      	lsrpl	r3, r3, #2
 8007c2a:	2001      	movmi	r0, #1
 8007c2c:	6013      	strmi	r3, [r2, #0]
 8007c2e:	bf5c      	itt	pl
 8007c30:	2002      	movpl	r0, #2
 8007c32:	6013      	strpl	r3, [r2, #0]
 8007c34:	4770      	bx	lr
 8007c36:	b299      	uxth	r1, r3
 8007c38:	b909      	cbnz	r1, 8007c3e <__lo0bits+0x2a>
 8007c3a:	2010      	movs	r0, #16
 8007c3c:	0c1b      	lsrs	r3, r3, #16
 8007c3e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c42:	bf04      	itt	eq
 8007c44:	0a1b      	lsreq	r3, r3, #8
 8007c46:	3008      	addeq	r0, #8
 8007c48:	0719      	lsls	r1, r3, #28
 8007c4a:	bf04      	itt	eq
 8007c4c:	091b      	lsreq	r3, r3, #4
 8007c4e:	3004      	addeq	r0, #4
 8007c50:	0799      	lsls	r1, r3, #30
 8007c52:	bf04      	itt	eq
 8007c54:	089b      	lsreq	r3, r3, #2
 8007c56:	3002      	addeq	r0, #2
 8007c58:	07d9      	lsls	r1, r3, #31
 8007c5a:	d403      	bmi.n	8007c64 <__lo0bits+0x50>
 8007c5c:	085b      	lsrs	r3, r3, #1
 8007c5e:	f100 0001 	add.w	r0, r0, #1
 8007c62:	d003      	beq.n	8007c6c <__lo0bits+0x58>
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	4770      	bx	lr
 8007c68:	2000      	movs	r0, #0
 8007c6a:	4770      	bx	lr
 8007c6c:	2020      	movs	r0, #32
 8007c6e:	4770      	bx	lr

08007c70 <__i2b>:
 8007c70:	b510      	push	{r4, lr}
 8007c72:	460c      	mov	r4, r1
 8007c74:	2101      	movs	r1, #1
 8007c76:	f7ff ff01 	bl	8007a7c <_Balloc>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	b928      	cbnz	r0, 8007c8a <__i2b+0x1a>
 8007c7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007c82:	4b04      	ldr	r3, [pc, #16]	; (8007c94 <__i2b+0x24>)
 8007c84:	4804      	ldr	r0, [pc, #16]	; (8007c98 <__i2b+0x28>)
 8007c86:	f000 fc9b 	bl	80085c0 <__assert_func>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	6144      	str	r4, [r0, #20]
 8007c8e:	6103      	str	r3, [r0, #16]
 8007c90:	bd10      	pop	{r4, pc}
 8007c92:	bf00      	nop
 8007c94:	080092bf 	.word	0x080092bf
 8007c98:	080092d0 	.word	0x080092d0

08007c9c <__multiply>:
 8007c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca0:	4614      	mov	r4, r2
 8007ca2:	690a      	ldr	r2, [r1, #16]
 8007ca4:	6923      	ldr	r3, [r4, #16]
 8007ca6:	460d      	mov	r5, r1
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	bfbe      	ittt	lt
 8007cac:	460b      	movlt	r3, r1
 8007cae:	4625      	movlt	r5, r4
 8007cb0:	461c      	movlt	r4, r3
 8007cb2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007cb6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007cba:	68ab      	ldr	r3, [r5, #8]
 8007cbc:	6869      	ldr	r1, [r5, #4]
 8007cbe:	eb0a 0709 	add.w	r7, sl, r9
 8007cc2:	42bb      	cmp	r3, r7
 8007cc4:	b085      	sub	sp, #20
 8007cc6:	bfb8      	it	lt
 8007cc8:	3101      	addlt	r1, #1
 8007cca:	f7ff fed7 	bl	8007a7c <_Balloc>
 8007cce:	b930      	cbnz	r0, 8007cde <__multiply+0x42>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	f240 115d 	movw	r1, #349	; 0x15d
 8007cd6:	4b41      	ldr	r3, [pc, #260]	; (8007ddc <__multiply+0x140>)
 8007cd8:	4841      	ldr	r0, [pc, #260]	; (8007de0 <__multiply+0x144>)
 8007cda:	f000 fc71 	bl	80085c0 <__assert_func>
 8007cde:	f100 0614 	add.w	r6, r0, #20
 8007ce2:	4633      	mov	r3, r6
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007cea:	4543      	cmp	r3, r8
 8007cec:	d31e      	bcc.n	8007d2c <__multiply+0x90>
 8007cee:	f105 0c14 	add.w	ip, r5, #20
 8007cf2:	f104 0314 	add.w	r3, r4, #20
 8007cf6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007cfa:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007cfe:	9202      	str	r2, [sp, #8]
 8007d00:	ebac 0205 	sub.w	r2, ip, r5
 8007d04:	3a15      	subs	r2, #21
 8007d06:	f022 0203 	bic.w	r2, r2, #3
 8007d0a:	3204      	adds	r2, #4
 8007d0c:	f105 0115 	add.w	r1, r5, #21
 8007d10:	458c      	cmp	ip, r1
 8007d12:	bf38      	it	cc
 8007d14:	2204      	movcc	r2, #4
 8007d16:	9201      	str	r2, [sp, #4]
 8007d18:	9a02      	ldr	r2, [sp, #8]
 8007d1a:	9303      	str	r3, [sp, #12]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d808      	bhi.n	8007d32 <__multiply+0x96>
 8007d20:	2f00      	cmp	r7, #0
 8007d22:	dc55      	bgt.n	8007dd0 <__multiply+0x134>
 8007d24:	6107      	str	r7, [r0, #16]
 8007d26:	b005      	add	sp, #20
 8007d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2c:	f843 2b04 	str.w	r2, [r3], #4
 8007d30:	e7db      	b.n	8007cea <__multiply+0x4e>
 8007d32:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d36:	f1ba 0f00 	cmp.w	sl, #0
 8007d3a:	d020      	beq.n	8007d7e <__multiply+0xe2>
 8007d3c:	46b1      	mov	r9, r6
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f105 0e14 	add.w	lr, r5, #20
 8007d44:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007d48:	f8d9 b000 	ldr.w	fp, [r9]
 8007d4c:	b2a1      	uxth	r1, r4
 8007d4e:	fa1f fb8b 	uxth.w	fp, fp
 8007d52:	fb0a b101 	mla	r1, sl, r1, fp
 8007d56:	4411      	add	r1, r2
 8007d58:	f8d9 2000 	ldr.w	r2, [r9]
 8007d5c:	0c24      	lsrs	r4, r4, #16
 8007d5e:	0c12      	lsrs	r2, r2, #16
 8007d60:	fb0a 2404 	mla	r4, sl, r4, r2
 8007d64:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007d68:	b289      	uxth	r1, r1
 8007d6a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d6e:	45f4      	cmp	ip, lr
 8007d70:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007d74:	f849 1b04 	str.w	r1, [r9], #4
 8007d78:	d8e4      	bhi.n	8007d44 <__multiply+0xa8>
 8007d7a:	9901      	ldr	r1, [sp, #4]
 8007d7c:	5072      	str	r2, [r6, r1]
 8007d7e:	9a03      	ldr	r2, [sp, #12]
 8007d80:	3304      	adds	r3, #4
 8007d82:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d86:	f1b9 0f00 	cmp.w	r9, #0
 8007d8a:	d01f      	beq.n	8007dcc <__multiply+0x130>
 8007d8c:	46b6      	mov	lr, r6
 8007d8e:	f04f 0a00 	mov.w	sl, #0
 8007d92:	6834      	ldr	r4, [r6, #0]
 8007d94:	f105 0114 	add.w	r1, r5, #20
 8007d98:	880a      	ldrh	r2, [r1, #0]
 8007d9a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007d9e:	b2a4      	uxth	r4, r4
 8007da0:	fb09 b202 	mla	r2, r9, r2, fp
 8007da4:	4492      	add	sl, r2
 8007da6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007daa:	f84e 4b04 	str.w	r4, [lr], #4
 8007dae:	f851 4b04 	ldr.w	r4, [r1], #4
 8007db2:	f8be 2000 	ldrh.w	r2, [lr]
 8007db6:	0c24      	lsrs	r4, r4, #16
 8007db8:	fb09 2404 	mla	r4, r9, r4, r2
 8007dbc:	458c      	cmp	ip, r1
 8007dbe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007dc2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007dc6:	d8e7      	bhi.n	8007d98 <__multiply+0xfc>
 8007dc8:	9a01      	ldr	r2, [sp, #4]
 8007dca:	50b4      	str	r4, [r6, r2]
 8007dcc:	3604      	adds	r6, #4
 8007dce:	e7a3      	b.n	8007d18 <__multiply+0x7c>
 8007dd0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d1a5      	bne.n	8007d24 <__multiply+0x88>
 8007dd8:	3f01      	subs	r7, #1
 8007dda:	e7a1      	b.n	8007d20 <__multiply+0x84>
 8007ddc:	080092bf 	.word	0x080092bf
 8007de0:	080092d0 	.word	0x080092d0

08007de4 <__pow5mult>:
 8007de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007de8:	4615      	mov	r5, r2
 8007dea:	f012 0203 	ands.w	r2, r2, #3
 8007dee:	4606      	mov	r6, r0
 8007df0:	460f      	mov	r7, r1
 8007df2:	d007      	beq.n	8007e04 <__pow5mult+0x20>
 8007df4:	4c25      	ldr	r4, [pc, #148]	; (8007e8c <__pow5mult+0xa8>)
 8007df6:	3a01      	subs	r2, #1
 8007df8:	2300      	movs	r3, #0
 8007dfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dfe:	f7ff fe9f 	bl	8007b40 <__multadd>
 8007e02:	4607      	mov	r7, r0
 8007e04:	10ad      	asrs	r5, r5, #2
 8007e06:	d03d      	beq.n	8007e84 <__pow5mult+0xa0>
 8007e08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007e0a:	b97c      	cbnz	r4, 8007e2c <__pow5mult+0x48>
 8007e0c:	2010      	movs	r0, #16
 8007e0e:	f7ff fe11 	bl	8007a34 <malloc>
 8007e12:	4602      	mov	r2, r0
 8007e14:	6270      	str	r0, [r6, #36]	; 0x24
 8007e16:	b928      	cbnz	r0, 8007e24 <__pow5mult+0x40>
 8007e18:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007e1c:	4b1c      	ldr	r3, [pc, #112]	; (8007e90 <__pow5mult+0xac>)
 8007e1e:	481d      	ldr	r0, [pc, #116]	; (8007e94 <__pow5mult+0xb0>)
 8007e20:	f000 fbce 	bl	80085c0 <__assert_func>
 8007e24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e28:	6004      	str	r4, [r0, #0]
 8007e2a:	60c4      	str	r4, [r0, #12]
 8007e2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007e30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e34:	b94c      	cbnz	r4, 8007e4a <__pow5mult+0x66>
 8007e36:	f240 2171 	movw	r1, #625	; 0x271
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f7ff ff18 	bl	8007c70 <__i2b>
 8007e40:	2300      	movs	r3, #0
 8007e42:	4604      	mov	r4, r0
 8007e44:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e48:	6003      	str	r3, [r0, #0]
 8007e4a:	f04f 0900 	mov.w	r9, #0
 8007e4e:	07eb      	lsls	r3, r5, #31
 8007e50:	d50a      	bpl.n	8007e68 <__pow5mult+0x84>
 8007e52:	4639      	mov	r1, r7
 8007e54:	4622      	mov	r2, r4
 8007e56:	4630      	mov	r0, r6
 8007e58:	f7ff ff20 	bl	8007c9c <__multiply>
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4639      	mov	r1, r7
 8007e60:	4630      	mov	r0, r6
 8007e62:	f7ff fe4b 	bl	8007afc <_Bfree>
 8007e66:	4647      	mov	r7, r8
 8007e68:	106d      	asrs	r5, r5, #1
 8007e6a:	d00b      	beq.n	8007e84 <__pow5mult+0xa0>
 8007e6c:	6820      	ldr	r0, [r4, #0]
 8007e6e:	b938      	cbnz	r0, 8007e80 <__pow5mult+0x9c>
 8007e70:	4622      	mov	r2, r4
 8007e72:	4621      	mov	r1, r4
 8007e74:	4630      	mov	r0, r6
 8007e76:	f7ff ff11 	bl	8007c9c <__multiply>
 8007e7a:	6020      	str	r0, [r4, #0]
 8007e7c:	f8c0 9000 	str.w	r9, [r0]
 8007e80:	4604      	mov	r4, r0
 8007e82:	e7e4      	b.n	8007e4e <__pow5mult+0x6a>
 8007e84:	4638      	mov	r0, r7
 8007e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e8a:	bf00      	nop
 8007e8c:	08009420 	.word	0x08009420
 8007e90:	08009249 	.word	0x08009249
 8007e94:	080092d0 	.word	0x080092d0

08007e98 <__lshift>:
 8007e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	4607      	mov	r7, r0
 8007ea0:	4691      	mov	r9, r2
 8007ea2:	6923      	ldr	r3, [r4, #16]
 8007ea4:	6849      	ldr	r1, [r1, #4]
 8007ea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007eaa:	68a3      	ldr	r3, [r4, #8]
 8007eac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007eb0:	f108 0601 	add.w	r6, r8, #1
 8007eb4:	42b3      	cmp	r3, r6
 8007eb6:	db0b      	blt.n	8007ed0 <__lshift+0x38>
 8007eb8:	4638      	mov	r0, r7
 8007eba:	f7ff fddf 	bl	8007a7c <_Balloc>
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	b948      	cbnz	r0, 8007ed6 <__lshift+0x3e>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ec8:	4b27      	ldr	r3, [pc, #156]	; (8007f68 <__lshift+0xd0>)
 8007eca:	4828      	ldr	r0, [pc, #160]	; (8007f6c <__lshift+0xd4>)
 8007ecc:	f000 fb78 	bl	80085c0 <__assert_func>
 8007ed0:	3101      	adds	r1, #1
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	e7ee      	b.n	8007eb4 <__lshift+0x1c>
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	f100 0114 	add.w	r1, r0, #20
 8007edc:	f100 0210 	add.w	r2, r0, #16
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	4553      	cmp	r3, sl
 8007ee4:	db33      	blt.n	8007f4e <__lshift+0xb6>
 8007ee6:	6920      	ldr	r0, [r4, #16]
 8007ee8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007eec:	f104 0314 	add.w	r3, r4, #20
 8007ef0:	f019 091f 	ands.w	r9, r9, #31
 8007ef4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ef8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007efc:	d02b      	beq.n	8007f56 <__lshift+0xbe>
 8007efe:	468a      	mov	sl, r1
 8007f00:	2200      	movs	r2, #0
 8007f02:	f1c9 0e20 	rsb	lr, r9, #32
 8007f06:	6818      	ldr	r0, [r3, #0]
 8007f08:	fa00 f009 	lsl.w	r0, r0, r9
 8007f0c:	4302      	orrs	r2, r0
 8007f0e:	f84a 2b04 	str.w	r2, [sl], #4
 8007f12:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f16:	459c      	cmp	ip, r3
 8007f18:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f1c:	d8f3      	bhi.n	8007f06 <__lshift+0x6e>
 8007f1e:	ebac 0304 	sub.w	r3, ip, r4
 8007f22:	3b15      	subs	r3, #21
 8007f24:	f023 0303 	bic.w	r3, r3, #3
 8007f28:	3304      	adds	r3, #4
 8007f2a:	f104 0015 	add.w	r0, r4, #21
 8007f2e:	4584      	cmp	ip, r0
 8007f30:	bf38      	it	cc
 8007f32:	2304      	movcc	r3, #4
 8007f34:	50ca      	str	r2, [r1, r3]
 8007f36:	b10a      	cbz	r2, 8007f3c <__lshift+0xa4>
 8007f38:	f108 0602 	add.w	r6, r8, #2
 8007f3c:	3e01      	subs	r6, #1
 8007f3e:	4638      	mov	r0, r7
 8007f40:	4621      	mov	r1, r4
 8007f42:	612e      	str	r6, [r5, #16]
 8007f44:	f7ff fdda 	bl	8007afc <_Bfree>
 8007f48:	4628      	mov	r0, r5
 8007f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f52:	3301      	adds	r3, #1
 8007f54:	e7c5      	b.n	8007ee2 <__lshift+0x4a>
 8007f56:	3904      	subs	r1, #4
 8007f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f5c:	459c      	cmp	ip, r3
 8007f5e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f62:	d8f9      	bhi.n	8007f58 <__lshift+0xc0>
 8007f64:	e7ea      	b.n	8007f3c <__lshift+0xa4>
 8007f66:	bf00      	nop
 8007f68:	080092bf 	.word	0x080092bf
 8007f6c:	080092d0 	.word	0x080092d0

08007f70 <__mcmp>:
 8007f70:	4603      	mov	r3, r0
 8007f72:	690a      	ldr	r2, [r1, #16]
 8007f74:	6900      	ldr	r0, [r0, #16]
 8007f76:	b530      	push	{r4, r5, lr}
 8007f78:	1a80      	subs	r0, r0, r2
 8007f7a:	d10d      	bne.n	8007f98 <__mcmp+0x28>
 8007f7c:	3314      	adds	r3, #20
 8007f7e:	3114      	adds	r1, #20
 8007f80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f90:	4295      	cmp	r5, r2
 8007f92:	d002      	beq.n	8007f9a <__mcmp+0x2a>
 8007f94:	d304      	bcc.n	8007fa0 <__mcmp+0x30>
 8007f96:	2001      	movs	r0, #1
 8007f98:	bd30      	pop	{r4, r5, pc}
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	d3f4      	bcc.n	8007f88 <__mcmp+0x18>
 8007f9e:	e7fb      	b.n	8007f98 <__mcmp+0x28>
 8007fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa4:	e7f8      	b.n	8007f98 <__mcmp+0x28>
	...

08007fa8 <__mdiff>:
 8007fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fac:	460c      	mov	r4, r1
 8007fae:	4606      	mov	r6, r0
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	4692      	mov	sl, r2
 8007fb6:	f7ff ffdb 	bl	8007f70 <__mcmp>
 8007fba:	1e05      	subs	r5, r0, #0
 8007fbc:	d111      	bne.n	8007fe2 <__mdiff+0x3a>
 8007fbe:	4629      	mov	r1, r5
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f7ff fd5b 	bl	8007a7c <_Balloc>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	b928      	cbnz	r0, 8007fd6 <__mdiff+0x2e>
 8007fca:	f240 2132 	movw	r1, #562	; 0x232
 8007fce:	4b3c      	ldr	r3, [pc, #240]	; (80080c0 <__mdiff+0x118>)
 8007fd0:	483c      	ldr	r0, [pc, #240]	; (80080c4 <__mdiff+0x11c>)
 8007fd2:	f000 faf5 	bl	80085c0 <__assert_func>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fdc:	4610      	mov	r0, r2
 8007fde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe2:	bfa4      	itt	ge
 8007fe4:	4653      	movge	r3, sl
 8007fe6:	46a2      	movge	sl, r4
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007fee:	bfa6      	itte	ge
 8007ff0:	461c      	movge	r4, r3
 8007ff2:	2500      	movge	r5, #0
 8007ff4:	2501      	movlt	r5, #1
 8007ff6:	f7ff fd41 	bl	8007a7c <_Balloc>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	b918      	cbnz	r0, 8008006 <__mdiff+0x5e>
 8007ffe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008002:	4b2f      	ldr	r3, [pc, #188]	; (80080c0 <__mdiff+0x118>)
 8008004:	e7e4      	b.n	8007fd0 <__mdiff+0x28>
 8008006:	f100 0814 	add.w	r8, r0, #20
 800800a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800800e:	60c5      	str	r5, [r0, #12]
 8008010:	f04f 0c00 	mov.w	ip, #0
 8008014:	f10a 0514 	add.w	r5, sl, #20
 8008018:	f10a 0010 	add.w	r0, sl, #16
 800801c:	46c2      	mov	sl, r8
 800801e:	6926      	ldr	r6, [r4, #16]
 8008020:	f104 0914 	add.w	r9, r4, #20
 8008024:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008028:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800802c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008030:	f859 3b04 	ldr.w	r3, [r9], #4
 8008034:	fa1f f18b 	uxth.w	r1, fp
 8008038:	4461      	add	r1, ip
 800803a:	fa1f fc83 	uxth.w	ip, r3
 800803e:	0c1b      	lsrs	r3, r3, #16
 8008040:	eba1 010c 	sub.w	r1, r1, ip
 8008044:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008048:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800804c:	b289      	uxth	r1, r1
 800804e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008052:	454e      	cmp	r6, r9
 8008054:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008058:	f84a 3b04 	str.w	r3, [sl], #4
 800805c:	d8e6      	bhi.n	800802c <__mdiff+0x84>
 800805e:	1b33      	subs	r3, r6, r4
 8008060:	3b15      	subs	r3, #21
 8008062:	f023 0303 	bic.w	r3, r3, #3
 8008066:	3415      	adds	r4, #21
 8008068:	3304      	adds	r3, #4
 800806a:	42a6      	cmp	r6, r4
 800806c:	bf38      	it	cc
 800806e:	2304      	movcc	r3, #4
 8008070:	441d      	add	r5, r3
 8008072:	4443      	add	r3, r8
 8008074:	461e      	mov	r6, r3
 8008076:	462c      	mov	r4, r5
 8008078:	4574      	cmp	r4, lr
 800807a:	d30e      	bcc.n	800809a <__mdiff+0xf2>
 800807c:	f10e 0103 	add.w	r1, lr, #3
 8008080:	1b49      	subs	r1, r1, r5
 8008082:	f021 0103 	bic.w	r1, r1, #3
 8008086:	3d03      	subs	r5, #3
 8008088:	45ae      	cmp	lr, r5
 800808a:	bf38      	it	cc
 800808c:	2100      	movcc	r1, #0
 800808e:	4419      	add	r1, r3
 8008090:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008094:	b18b      	cbz	r3, 80080ba <__mdiff+0x112>
 8008096:	6117      	str	r7, [r2, #16]
 8008098:	e7a0      	b.n	8007fdc <__mdiff+0x34>
 800809a:	f854 8b04 	ldr.w	r8, [r4], #4
 800809e:	fa1f f188 	uxth.w	r1, r8
 80080a2:	4461      	add	r1, ip
 80080a4:	1408      	asrs	r0, r1, #16
 80080a6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80080aa:	b289      	uxth	r1, r1
 80080ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80080b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80080b4:	f846 1b04 	str.w	r1, [r6], #4
 80080b8:	e7de      	b.n	8008078 <__mdiff+0xd0>
 80080ba:	3f01      	subs	r7, #1
 80080bc:	e7e8      	b.n	8008090 <__mdiff+0xe8>
 80080be:	bf00      	nop
 80080c0:	080092bf 	.word	0x080092bf
 80080c4:	080092d0 	.word	0x080092d0

080080c8 <__d2b>:
 80080c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80080cc:	2101      	movs	r1, #1
 80080ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80080d2:	4690      	mov	r8, r2
 80080d4:	461d      	mov	r5, r3
 80080d6:	f7ff fcd1 	bl	8007a7c <_Balloc>
 80080da:	4604      	mov	r4, r0
 80080dc:	b930      	cbnz	r0, 80080ec <__d2b+0x24>
 80080de:	4602      	mov	r2, r0
 80080e0:	f240 310a 	movw	r1, #778	; 0x30a
 80080e4:	4b24      	ldr	r3, [pc, #144]	; (8008178 <__d2b+0xb0>)
 80080e6:	4825      	ldr	r0, [pc, #148]	; (800817c <__d2b+0xb4>)
 80080e8:	f000 fa6a 	bl	80085c0 <__assert_func>
 80080ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80080f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80080f4:	bb2d      	cbnz	r5, 8008142 <__d2b+0x7a>
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	f1b8 0300 	subs.w	r3, r8, #0
 80080fc:	d026      	beq.n	800814c <__d2b+0x84>
 80080fe:	4668      	mov	r0, sp
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	f7ff fd87 	bl	8007c14 <__lo0bits>
 8008106:	9900      	ldr	r1, [sp, #0]
 8008108:	b1f0      	cbz	r0, 8008148 <__d2b+0x80>
 800810a:	9a01      	ldr	r2, [sp, #4]
 800810c:	f1c0 0320 	rsb	r3, r0, #32
 8008110:	fa02 f303 	lsl.w	r3, r2, r3
 8008114:	430b      	orrs	r3, r1
 8008116:	40c2      	lsrs	r2, r0
 8008118:	6163      	str	r3, [r4, #20]
 800811a:	9201      	str	r2, [sp, #4]
 800811c:	9b01      	ldr	r3, [sp, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	bf14      	ite	ne
 8008122:	2102      	movne	r1, #2
 8008124:	2101      	moveq	r1, #1
 8008126:	61a3      	str	r3, [r4, #24]
 8008128:	6121      	str	r1, [r4, #16]
 800812a:	b1c5      	cbz	r5, 800815e <__d2b+0x96>
 800812c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008130:	4405      	add	r5, r0
 8008132:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008136:	603d      	str	r5, [r7, #0]
 8008138:	6030      	str	r0, [r6, #0]
 800813a:	4620      	mov	r0, r4
 800813c:	b002      	add	sp, #8
 800813e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008146:	e7d6      	b.n	80080f6 <__d2b+0x2e>
 8008148:	6161      	str	r1, [r4, #20]
 800814a:	e7e7      	b.n	800811c <__d2b+0x54>
 800814c:	a801      	add	r0, sp, #4
 800814e:	f7ff fd61 	bl	8007c14 <__lo0bits>
 8008152:	2101      	movs	r1, #1
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	6121      	str	r1, [r4, #16]
 8008158:	6163      	str	r3, [r4, #20]
 800815a:	3020      	adds	r0, #32
 800815c:	e7e5      	b.n	800812a <__d2b+0x62>
 800815e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008162:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008166:	6038      	str	r0, [r7, #0]
 8008168:	6918      	ldr	r0, [r3, #16]
 800816a:	f7ff fd33 	bl	8007bd4 <__hi0bits>
 800816e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008172:	6031      	str	r1, [r6, #0]
 8008174:	e7e1      	b.n	800813a <__d2b+0x72>
 8008176:	bf00      	nop
 8008178:	080092bf 	.word	0x080092bf
 800817c:	080092d0 	.word	0x080092d0

08008180 <_calloc_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	fb02 f501 	mul.w	r5, r2, r1
 8008186:	4629      	mov	r1, r5
 8008188:	f000 f854 	bl	8008234 <_malloc_r>
 800818c:	4604      	mov	r4, r0
 800818e:	b118      	cbz	r0, 8008198 <_calloc_r+0x18>
 8008190:	462a      	mov	r2, r5
 8008192:	2100      	movs	r1, #0
 8008194:	f7fe f946 	bl	8006424 <memset>
 8008198:	4620      	mov	r0, r4
 800819a:	bd38      	pop	{r3, r4, r5, pc}

0800819c <_free_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4605      	mov	r5, r0
 80081a0:	2900      	cmp	r1, #0
 80081a2:	d043      	beq.n	800822c <_free_r+0x90>
 80081a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081a8:	1f0c      	subs	r4, r1, #4
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	bfb8      	it	lt
 80081ae:	18e4      	addlt	r4, r4, r3
 80081b0:	f000 fa62 	bl	8008678 <__malloc_lock>
 80081b4:	4a1e      	ldr	r2, [pc, #120]	; (8008230 <_free_r+0x94>)
 80081b6:	6813      	ldr	r3, [r2, #0]
 80081b8:	4610      	mov	r0, r2
 80081ba:	b933      	cbnz	r3, 80081ca <_free_r+0x2e>
 80081bc:	6063      	str	r3, [r4, #4]
 80081be:	6014      	str	r4, [r2, #0]
 80081c0:	4628      	mov	r0, r5
 80081c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081c6:	f000 ba5d 	b.w	8008684 <__malloc_unlock>
 80081ca:	42a3      	cmp	r3, r4
 80081cc:	d90a      	bls.n	80081e4 <_free_r+0x48>
 80081ce:	6821      	ldr	r1, [r4, #0]
 80081d0:	1862      	adds	r2, r4, r1
 80081d2:	4293      	cmp	r3, r2
 80081d4:	bf01      	itttt	eq
 80081d6:	681a      	ldreq	r2, [r3, #0]
 80081d8:	685b      	ldreq	r3, [r3, #4]
 80081da:	1852      	addeq	r2, r2, r1
 80081dc:	6022      	streq	r2, [r4, #0]
 80081de:	6063      	str	r3, [r4, #4]
 80081e0:	6004      	str	r4, [r0, #0]
 80081e2:	e7ed      	b.n	80081c0 <_free_r+0x24>
 80081e4:	461a      	mov	r2, r3
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	b10b      	cbz	r3, 80081ee <_free_r+0x52>
 80081ea:	42a3      	cmp	r3, r4
 80081ec:	d9fa      	bls.n	80081e4 <_free_r+0x48>
 80081ee:	6811      	ldr	r1, [r2, #0]
 80081f0:	1850      	adds	r0, r2, r1
 80081f2:	42a0      	cmp	r0, r4
 80081f4:	d10b      	bne.n	800820e <_free_r+0x72>
 80081f6:	6820      	ldr	r0, [r4, #0]
 80081f8:	4401      	add	r1, r0
 80081fa:	1850      	adds	r0, r2, r1
 80081fc:	4283      	cmp	r3, r0
 80081fe:	6011      	str	r1, [r2, #0]
 8008200:	d1de      	bne.n	80081c0 <_free_r+0x24>
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	4401      	add	r1, r0
 8008208:	6011      	str	r1, [r2, #0]
 800820a:	6053      	str	r3, [r2, #4]
 800820c:	e7d8      	b.n	80081c0 <_free_r+0x24>
 800820e:	d902      	bls.n	8008216 <_free_r+0x7a>
 8008210:	230c      	movs	r3, #12
 8008212:	602b      	str	r3, [r5, #0]
 8008214:	e7d4      	b.n	80081c0 <_free_r+0x24>
 8008216:	6820      	ldr	r0, [r4, #0]
 8008218:	1821      	adds	r1, r4, r0
 800821a:	428b      	cmp	r3, r1
 800821c:	bf01      	itttt	eq
 800821e:	6819      	ldreq	r1, [r3, #0]
 8008220:	685b      	ldreq	r3, [r3, #4]
 8008222:	1809      	addeq	r1, r1, r0
 8008224:	6021      	streq	r1, [r4, #0]
 8008226:	6063      	str	r3, [r4, #4]
 8008228:	6054      	str	r4, [r2, #4]
 800822a:	e7c9      	b.n	80081c0 <_free_r+0x24>
 800822c:	bd38      	pop	{r3, r4, r5, pc}
 800822e:	bf00      	nop
 8008230:	20000218 	.word	0x20000218

08008234 <_malloc_r>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	1ccd      	adds	r5, r1, #3
 8008238:	f025 0503 	bic.w	r5, r5, #3
 800823c:	3508      	adds	r5, #8
 800823e:	2d0c      	cmp	r5, #12
 8008240:	bf38      	it	cc
 8008242:	250c      	movcc	r5, #12
 8008244:	2d00      	cmp	r5, #0
 8008246:	4606      	mov	r6, r0
 8008248:	db01      	blt.n	800824e <_malloc_r+0x1a>
 800824a:	42a9      	cmp	r1, r5
 800824c:	d903      	bls.n	8008256 <_malloc_r+0x22>
 800824e:	230c      	movs	r3, #12
 8008250:	6033      	str	r3, [r6, #0]
 8008252:	2000      	movs	r0, #0
 8008254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008256:	f000 fa0f 	bl	8008678 <__malloc_lock>
 800825a:	4921      	ldr	r1, [pc, #132]	; (80082e0 <_malloc_r+0xac>)
 800825c:	680a      	ldr	r2, [r1, #0]
 800825e:	4614      	mov	r4, r2
 8008260:	b99c      	cbnz	r4, 800828a <_malloc_r+0x56>
 8008262:	4f20      	ldr	r7, [pc, #128]	; (80082e4 <_malloc_r+0xb0>)
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	b923      	cbnz	r3, 8008272 <_malloc_r+0x3e>
 8008268:	4621      	mov	r1, r4
 800826a:	4630      	mov	r0, r6
 800826c:	f000 f998 	bl	80085a0 <_sbrk_r>
 8008270:	6038      	str	r0, [r7, #0]
 8008272:	4629      	mov	r1, r5
 8008274:	4630      	mov	r0, r6
 8008276:	f000 f993 	bl	80085a0 <_sbrk_r>
 800827a:	1c43      	adds	r3, r0, #1
 800827c:	d123      	bne.n	80082c6 <_malloc_r+0x92>
 800827e:	230c      	movs	r3, #12
 8008280:	4630      	mov	r0, r6
 8008282:	6033      	str	r3, [r6, #0]
 8008284:	f000 f9fe 	bl	8008684 <__malloc_unlock>
 8008288:	e7e3      	b.n	8008252 <_malloc_r+0x1e>
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	1b5b      	subs	r3, r3, r5
 800828e:	d417      	bmi.n	80082c0 <_malloc_r+0x8c>
 8008290:	2b0b      	cmp	r3, #11
 8008292:	d903      	bls.n	800829c <_malloc_r+0x68>
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	441c      	add	r4, r3
 8008298:	6025      	str	r5, [r4, #0]
 800829a:	e004      	b.n	80082a6 <_malloc_r+0x72>
 800829c:	6863      	ldr	r3, [r4, #4]
 800829e:	42a2      	cmp	r2, r4
 80082a0:	bf0c      	ite	eq
 80082a2:	600b      	streq	r3, [r1, #0]
 80082a4:	6053      	strne	r3, [r2, #4]
 80082a6:	4630      	mov	r0, r6
 80082a8:	f000 f9ec 	bl	8008684 <__malloc_unlock>
 80082ac:	f104 000b 	add.w	r0, r4, #11
 80082b0:	1d23      	adds	r3, r4, #4
 80082b2:	f020 0007 	bic.w	r0, r0, #7
 80082b6:	1ac2      	subs	r2, r0, r3
 80082b8:	d0cc      	beq.n	8008254 <_malloc_r+0x20>
 80082ba:	1a1b      	subs	r3, r3, r0
 80082bc:	50a3      	str	r3, [r4, r2]
 80082be:	e7c9      	b.n	8008254 <_malloc_r+0x20>
 80082c0:	4622      	mov	r2, r4
 80082c2:	6864      	ldr	r4, [r4, #4]
 80082c4:	e7cc      	b.n	8008260 <_malloc_r+0x2c>
 80082c6:	1cc4      	adds	r4, r0, #3
 80082c8:	f024 0403 	bic.w	r4, r4, #3
 80082cc:	42a0      	cmp	r0, r4
 80082ce:	d0e3      	beq.n	8008298 <_malloc_r+0x64>
 80082d0:	1a21      	subs	r1, r4, r0
 80082d2:	4630      	mov	r0, r6
 80082d4:	f000 f964 	bl	80085a0 <_sbrk_r>
 80082d8:	3001      	adds	r0, #1
 80082da:	d1dd      	bne.n	8008298 <_malloc_r+0x64>
 80082dc:	e7cf      	b.n	800827e <_malloc_r+0x4a>
 80082de:	bf00      	nop
 80082e0:	20000218 	.word	0x20000218
 80082e4:	2000021c 	.word	0x2000021c

080082e8 <__ssputs_r>:
 80082e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082ec:	688e      	ldr	r6, [r1, #8]
 80082ee:	4682      	mov	sl, r0
 80082f0:	429e      	cmp	r6, r3
 80082f2:	460c      	mov	r4, r1
 80082f4:	4690      	mov	r8, r2
 80082f6:	461f      	mov	r7, r3
 80082f8:	d838      	bhi.n	800836c <__ssputs_r+0x84>
 80082fa:	898a      	ldrh	r2, [r1, #12]
 80082fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008300:	d032      	beq.n	8008368 <__ssputs_r+0x80>
 8008302:	6825      	ldr	r5, [r4, #0]
 8008304:	6909      	ldr	r1, [r1, #16]
 8008306:	3301      	adds	r3, #1
 8008308:	eba5 0901 	sub.w	r9, r5, r1
 800830c:	6965      	ldr	r5, [r4, #20]
 800830e:	444b      	add	r3, r9
 8008310:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008314:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008318:	106d      	asrs	r5, r5, #1
 800831a:	429d      	cmp	r5, r3
 800831c:	bf38      	it	cc
 800831e:	461d      	movcc	r5, r3
 8008320:	0553      	lsls	r3, r2, #21
 8008322:	d531      	bpl.n	8008388 <__ssputs_r+0xa0>
 8008324:	4629      	mov	r1, r5
 8008326:	f7ff ff85 	bl	8008234 <_malloc_r>
 800832a:	4606      	mov	r6, r0
 800832c:	b950      	cbnz	r0, 8008344 <__ssputs_r+0x5c>
 800832e:	230c      	movs	r3, #12
 8008330:	f04f 30ff 	mov.w	r0, #4294967295
 8008334:	f8ca 3000 	str.w	r3, [sl]
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800833e:	81a3      	strh	r3, [r4, #12]
 8008340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008344:	464a      	mov	r2, r9
 8008346:	6921      	ldr	r1, [r4, #16]
 8008348:	f7ff fb8a 	bl	8007a60 <memcpy>
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	6126      	str	r6, [r4, #16]
 800835a:	444e      	add	r6, r9
 800835c:	6026      	str	r6, [r4, #0]
 800835e:	463e      	mov	r6, r7
 8008360:	6165      	str	r5, [r4, #20]
 8008362:	eba5 0509 	sub.w	r5, r5, r9
 8008366:	60a5      	str	r5, [r4, #8]
 8008368:	42be      	cmp	r6, r7
 800836a:	d900      	bls.n	800836e <__ssputs_r+0x86>
 800836c:	463e      	mov	r6, r7
 800836e:	4632      	mov	r2, r6
 8008370:	4641      	mov	r1, r8
 8008372:	6820      	ldr	r0, [r4, #0]
 8008374:	f000 f966 	bl	8008644 <memmove>
 8008378:	68a3      	ldr	r3, [r4, #8]
 800837a:	6822      	ldr	r2, [r4, #0]
 800837c:	1b9b      	subs	r3, r3, r6
 800837e:	4432      	add	r2, r6
 8008380:	2000      	movs	r0, #0
 8008382:	60a3      	str	r3, [r4, #8]
 8008384:	6022      	str	r2, [r4, #0]
 8008386:	e7db      	b.n	8008340 <__ssputs_r+0x58>
 8008388:	462a      	mov	r2, r5
 800838a:	f000 f981 	bl	8008690 <_realloc_r>
 800838e:	4606      	mov	r6, r0
 8008390:	2800      	cmp	r0, #0
 8008392:	d1e1      	bne.n	8008358 <__ssputs_r+0x70>
 8008394:	4650      	mov	r0, sl
 8008396:	6921      	ldr	r1, [r4, #16]
 8008398:	f7ff ff00 	bl	800819c <_free_r>
 800839c:	e7c7      	b.n	800832e <__ssputs_r+0x46>
	...

080083a0 <_svfiprintf_r>:
 80083a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a4:	4698      	mov	r8, r3
 80083a6:	898b      	ldrh	r3, [r1, #12]
 80083a8:	4607      	mov	r7, r0
 80083aa:	061b      	lsls	r3, r3, #24
 80083ac:	460d      	mov	r5, r1
 80083ae:	4614      	mov	r4, r2
 80083b0:	b09d      	sub	sp, #116	; 0x74
 80083b2:	d50e      	bpl.n	80083d2 <_svfiprintf_r+0x32>
 80083b4:	690b      	ldr	r3, [r1, #16]
 80083b6:	b963      	cbnz	r3, 80083d2 <_svfiprintf_r+0x32>
 80083b8:	2140      	movs	r1, #64	; 0x40
 80083ba:	f7ff ff3b 	bl	8008234 <_malloc_r>
 80083be:	6028      	str	r0, [r5, #0]
 80083c0:	6128      	str	r0, [r5, #16]
 80083c2:	b920      	cbnz	r0, 80083ce <_svfiprintf_r+0x2e>
 80083c4:	230c      	movs	r3, #12
 80083c6:	603b      	str	r3, [r7, #0]
 80083c8:	f04f 30ff 	mov.w	r0, #4294967295
 80083cc:	e0d1      	b.n	8008572 <_svfiprintf_r+0x1d2>
 80083ce:	2340      	movs	r3, #64	; 0x40
 80083d0:	616b      	str	r3, [r5, #20]
 80083d2:	2300      	movs	r3, #0
 80083d4:	9309      	str	r3, [sp, #36]	; 0x24
 80083d6:	2320      	movs	r3, #32
 80083d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083dc:	2330      	movs	r3, #48	; 0x30
 80083de:	f04f 0901 	mov.w	r9, #1
 80083e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80083e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800858c <_svfiprintf_r+0x1ec>
 80083ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083ee:	4623      	mov	r3, r4
 80083f0:	469a      	mov	sl, r3
 80083f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083f6:	b10a      	cbz	r2, 80083fc <_svfiprintf_r+0x5c>
 80083f8:	2a25      	cmp	r2, #37	; 0x25
 80083fa:	d1f9      	bne.n	80083f0 <_svfiprintf_r+0x50>
 80083fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008400:	d00b      	beq.n	800841a <_svfiprintf_r+0x7a>
 8008402:	465b      	mov	r3, fp
 8008404:	4622      	mov	r2, r4
 8008406:	4629      	mov	r1, r5
 8008408:	4638      	mov	r0, r7
 800840a:	f7ff ff6d 	bl	80082e8 <__ssputs_r>
 800840e:	3001      	adds	r0, #1
 8008410:	f000 80aa 	beq.w	8008568 <_svfiprintf_r+0x1c8>
 8008414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008416:	445a      	add	r2, fp
 8008418:	9209      	str	r2, [sp, #36]	; 0x24
 800841a:	f89a 3000 	ldrb.w	r3, [sl]
 800841e:	2b00      	cmp	r3, #0
 8008420:	f000 80a2 	beq.w	8008568 <_svfiprintf_r+0x1c8>
 8008424:	2300      	movs	r3, #0
 8008426:	f04f 32ff 	mov.w	r2, #4294967295
 800842a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800842e:	f10a 0a01 	add.w	sl, sl, #1
 8008432:	9304      	str	r3, [sp, #16]
 8008434:	9307      	str	r3, [sp, #28]
 8008436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800843a:	931a      	str	r3, [sp, #104]	; 0x68
 800843c:	4654      	mov	r4, sl
 800843e:	2205      	movs	r2, #5
 8008440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008444:	4851      	ldr	r0, [pc, #324]	; (800858c <_svfiprintf_r+0x1ec>)
 8008446:	f7ff fafd 	bl	8007a44 <memchr>
 800844a:	9a04      	ldr	r2, [sp, #16]
 800844c:	b9d8      	cbnz	r0, 8008486 <_svfiprintf_r+0xe6>
 800844e:	06d0      	lsls	r0, r2, #27
 8008450:	bf44      	itt	mi
 8008452:	2320      	movmi	r3, #32
 8008454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008458:	0711      	lsls	r1, r2, #28
 800845a:	bf44      	itt	mi
 800845c:	232b      	movmi	r3, #43	; 0x2b
 800845e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008462:	f89a 3000 	ldrb.w	r3, [sl]
 8008466:	2b2a      	cmp	r3, #42	; 0x2a
 8008468:	d015      	beq.n	8008496 <_svfiprintf_r+0xf6>
 800846a:	4654      	mov	r4, sl
 800846c:	2000      	movs	r0, #0
 800846e:	f04f 0c0a 	mov.w	ip, #10
 8008472:	9a07      	ldr	r2, [sp, #28]
 8008474:	4621      	mov	r1, r4
 8008476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800847a:	3b30      	subs	r3, #48	; 0x30
 800847c:	2b09      	cmp	r3, #9
 800847e:	d94e      	bls.n	800851e <_svfiprintf_r+0x17e>
 8008480:	b1b0      	cbz	r0, 80084b0 <_svfiprintf_r+0x110>
 8008482:	9207      	str	r2, [sp, #28]
 8008484:	e014      	b.n	80084b0 <_svfiprintf_r+0x110>
 8008486:	eba0 0308 	sub.w	r3, r0, r8
 800848a:	fa09 f303 	lsl.w	r3, r9, r3
 800848e:	4313      	orrs	r3, r2
 8008490:	46a2      	mov	sl, r4
 8008492:	9304      	str	r3, [sp, #16]
 8008494:	e7d2      	b.n	800843c <_svfiprintf_r+0x9c>
 8008496:	9b03      	ldr	r3, [sp, #12]
 8008498:	1d19      	adds	r1, r3, #4
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	9103      	str	r1, [sp, #12]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	bfbb      	ittet	lt
 80084a2:	425b      	neglt	r3, r3
 80084a4:	f042 0202 	orrlt.w	r2, r2, #2
 80084a8:	9307      	strge	r3, [sp, #28]
 80084aa:	9307      	strlt	r3, [sp, #28]
 80084ac:	bfb8      	it	lt
 80084ae:	9204      	strlt	r2, [sp, #16]
 80084b0:	7823      	ldrb	r3, [r4, #0]
 80084b2:	2b2e      	cmp	r3, #46	; 0x2e
 80084b4:	d10c      	bne.n	80084d0 <_svfiprintf_r+0x130>
 80084b6:	7863      	ldrb	r3, [r4, #1]
 80084b8:	2b2a      	cmp	r3, #42	; 0x2a
 80084ba:	d135      	bne.n	8008528 <_svfiprintf_r+0x188>
 80084bc:	9b03      	ldr	r3, [sp, #12]
 80084be:	3402      	adds	r4, #2
 80084c0:	1d1a      	adds	r2, r3, #4
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	9203      	str	r2, [sp, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	bfb8      	it	lt
 80084ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80084ce:	9305      	str	r3, [sp, #20]
 80084d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800859c <_svfiprintf_r+0x1fc>
 80084d4:	2203      	movs	r2, #3
 80084d6:	4650      	mov	r0, sl
 80084d8:	7821      	ldrb	r1, [r4, #0]
 80084da:	f7ff fab3 	bl	8007a44 <memchr>
 80084de:	b140      	cbz	r0, 80084f2 <_svfiprintf_r+0x152>
 80084e0:	2340      	movs	r3, #64	; 0x40
 80084e2:	eba0 000a 	sub.w	r0, r0, sl
 80084e6:	fa03 f000 	lsl.w	r0, r3, r0
 80084ea:	9b04      	ldr	r3, [sp, #16]
 80084ec:	3401      	adds	r4, #1
 80084ee:	4303      	orrs	r3, r0
 80084f0:	9304      	str	r3, [sp, #16]
 80084f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084f6:	2206      	movs	r2, #6
 80084f8:	4825      	ldr	r0, [pc, #148]	; (8008590 <_svfiprintf_r+0x1f0>)
 80084fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084fe:	f7ff faa1 	bl	8007a44 <memchr>
 8008502:	2800      	cmp	r0, #0
 8008504:	d038      	beq.n	8008578 <_svfiprintf_r+0x1d8>
 8008506:	4b23      	ldr	r3, [pc, #140]	; (8008594 <_svfiprintf_r+0x1f4>)
 8008508:	bb1b      	cbnz	r3, 8008552 <_svfiprintf_r+0x1b2>
 800850a:	9b03      	ldr	r3, [sp, #12]
 800850c:	3307      	adds	r3, #7
 800850e:	f023 0307 	bic.w	r3, r3, #7
 8008512:	3308      	adds	r3, #8
 8008514:	9303      	str	r3, [sp, #12]
 8008516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008518:	4433      	add	r3, r6
 800851a:	9309      	str	r3, [sp, #36]	; 0x24
 800851c:	e767      	b.n	80083ee <_svfiprintf_r+0x4e>
 800851e:	460c      	mov	r4, r1
 8008520:	2001      	movs	r0, #1
 8008522:	fb0c 3202 	mla	r2, ip, r2, r3
 8008526:	e7a5      	b.n	8008474 <_svfiprintf_r+0xd4>
 8008528:	2300      	movs	r3, #0
 800852a:	f04f 0c0a 	mov.w	ip, #10
 800852e:	4619      	mov	r1, r3
 8008530:	3401      	adds	r4, #1
 8008532:	9305      	str	r3, [sp, #20]
 8008534:	4620      	mov	r0, r4
 8008536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800853a:	3a30      	subs	r2, #48	; 0x30
 800853c:	2a09      	cmp	r2, #9
 800853e:	d903      	bls.n	8008548 <_svfiprintf_r+0x1a8>
 8008540:	2b00      	cmp	r3, #0
 8008542:	d0c5      	beq.n	80084d0 <_svfiprintf_r+0x130>
 8008544:	9105      	str	r1, [sp, #20]
 8008546:	e7c3      	b.n	80084d0 <_svfiprintf_r+0x130>
 8008548:	4604      	mov	r4, r0
 800854a:	2301      	movs	r3, #1
 800854c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008550:	e7f0      	b.n	8008534 <_svfiprintf_r+0x194>
 8008552:	ab03      	add	r3, sp, #12
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	462a      	mov	r2, r5
 8008558:	4638      	mov	r0, r7
 800855a:	4b0f      	ldr	r3, [pc, #60]	; (8008598 <_svfiprintf_r+0x1f8>)
 800855c:	a904      	add	r1, sp, #16
 800855e:	f7fe f807 	bl	8006570 <_printf_float>
 8008562:	1c42      	adds	r2, r0, #1
 8008564:	4606      	mov	r6, r0
 8008566:	d1d6      	bne.n	8008516 <_svfiprintf_r+0x176>
 8008568:	89ab      	ldrh	r3, [r5, #12]
 800856a:	065b      	lsls	r3, r3, #25
 800856c:	f53f af2c 	bmi.w	80083c8 <_svfiprintf_r+0x28>
 8008570:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008572:	b01d      	add	sp, #116	; 0x74
 8008574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008578:	ab03      	add	r3, sp, #12
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	462a      	mov	r2, r5
 800857e:	4638      	mov	r0, r7
 8008580:	4b05      	ldr	r3, [pc, #20]	; (8008598 <_svfiprintf_r+0x1f8>)
 8008582:	a904      	add	r1, sp, #16
 8008584:	f7fe fa90 	bl	8006aa8 <_printf_i>
 8008588:	e7eb      	b.n	8008562 <_svfiprintf_r+0x1c2>
 800858a:	bf00      	nop
 800858c:	0800942c 	.word	0x0800942c
 8008590:	08009436 	.word	0x08009436
 8008594:	08006571 	.word	0x08006571
 8008598:	080082e9 	.word	0x080082e9
 800859c:	08009432 	.word	0x08009432

080085a0 <_sbrk_r>:
 80085a0:	b538      	push	{r3, r4, r5, lr}
 80085a2:	2300      	movs	r3, #0
 80085a4:	4d05      	ldr	r5, [pc, #20]	; (80085bc <_sbrk_r+0x1c>)
 80085a6:	4604      	mov	r4, r0
 80085a8:	4608      	mov	r0, r1
 80085aa:	602b      	str	r3, [r5, #0]
 80085ac:	f7f9 fca8 	bl	8001f00 <_sbrk>
 80085b0:	1c43      	adds	r3, r0, #1
 80085b2:	d102      	bne.n	80085ba <_sbrk_r+0x1a>
 80085b4:	682b      	ldr	r3, [r5, #0]
 80085b6:	b103      	cbz	r3, 80085ba <_sbrk_r+0x1a>
 80085b8:	6023      	str	r3, [r4, #0]
 80085ba:	bd38      	pop	{r3, r4, r5, pc}
 80085bc:	20000478 	.word	0x20000478

080085c0 <__assert_func>:
 80085c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085c2:	4614      	mov	r4, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	4b09      	ldr	r3, [pc, #36]	; (80085ec <__assert_func+0x2c>)
 80085c8:	4605      	mov	r5, r0
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68d8      	ldr	r0, [r3, #12]
 80085ce:	b14c      	cbz	r4, 80085e4 <__assert_func+0x24>
 80085d0:	4b07      	ldr	r3, [pc, #28]	; (80085f0 <__assert_func+0x30>)
 80085d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085d6:	9100      	str	r1, [sp, #0]
 80085d8:	462b      	mov	r3, r5
 80085da:	4906      	ldr	r1, [pc, #24]	; (80085f4 <__assert_func+0x34>)
 80085dc:	f000 f80e 	bl	80085fc <fiprintf>
 80085e0:	f000 faa2 	bl	8008b28 <abort>
 80085e4:	4b04      	ldr	r3, [pc, #16]	; (80085f8 <__assert_func+0x38>)
 80085e6:	461c      	mov	r4, r3
 80085e8:	e7f3      	b.n	80085d2 <__assert_func+0x12>
 80085ea:	bf00      	nop
 80085ec:	2000000c 	.word	0x2000000c
 80085f0:	0800943d 	.word	0x0800943d
 80085f4:	0800944a 	.word	0x0800944a
 80085f8:	08009478 	.word	0x08009478

080085fc <fiprintf>:
 80085fc:	b40e      	push	{r1, r2, r3}
 80085fe:	b503      	push	{r0, r1, lr}
 8008600:	4601      	mov	r1, r0
 8008602:	ab03      	add	r3, sp, #12
 8008604:	4805      	ldr	r0, [pc, #20]	; (800861c <fiprintf+0x20>)
 8008606:	f853 2b04 	ldr.w	r2, [r3], #4
 800860a:	6800      	ldr	r0, [r0, #0]
 800860c:	9301      	str	r3, [sp, #4]
 800860e:	f000 f88d 	bl	800872c <_vfiprintf_r>
 8008612:	b002      	add	sp, #8
 8008614:	f85d eb04 	ldr.w	lr, [sp], #4
 8008618:	b003      	add	sp, #12
 800861a:	4770      	bx	lr
 800861c:	2000000c 	.word	0x2000000c

08008620 <__ascii_mbtowc>:
 8008620:	b082      	sub	sp, #8
 8008622:	b901      	cbnz	r1, 8008626 <__ascii_mbtowc+0x6>
 8008624:	a901      	add	r1, sp, #4
 8008626:	b142      	cbz	r2, 800863a <__ascii_mbtowc+0x1a>
 8008628:	b14b      	cbz	r3, 800863e <__ascii_mbtowc+0x1e>
 800862a:	7813      	ldrb	r3, [r2, #0]
 800862c:	600b      	str	r3, [r1, #0]
 800862e:	7812      	ldrb	r2, [r2, #0]
 8008630:	1e10      	subs	r0, r2, #0
 8008632:	bf18      	it	ne
 8008634:	2001      	movne	r0, #1
 8008636:	b002      	add	sp, #8
 8008638:	4770      	bx	lr
 800863a:	4610      	mov	r0, r2
 800863c:	e7fb      	b.n	8008636 <__ascii_mbtowc+0x16>
 800863e:	f06f 0001 	mvn.w	r0, #1
 8008642:	e7f8      	b.n	8008636 <__ascii_mbtowc+0x16>

08008644 <memmove>:
 8008644:	4288      	cmp	r0, r1
 8008646:	b510      	push	{r4, lr}
 8008648:	eb01 0402 	add.w	r4, r1, r2
 800864c:	d902      	bls.n	8008654 <memmove+0x10>
 800864e:	4284      	cmp	r4, r0
 8008650:	4623      	mov	r3, r4
 8008652:	d807      	bhi.n	8008664 <memmove+0x20>
 8008654:	1e43      	subs	r3, r0, #1
 8008656:	42a1      	cmp	r1, r4
 8008658:	d008      	beq.n	800866c <memmove+0x28>
 800865a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800865e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008662:	e7f8      	b.n	8008656 <memmove+0x12>
 8008664:	4601      	mov	r1, r0
 8008666:	4402      	add	r2, r0
 8008668:	428a      	cmp	r2, r1
 800866a:	d100      	bne.n	800866e <memmove+0x2a>
 800866c:	bd10      	pop	{r4, pc}
 800866e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008672:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008676:	e7f7      	b.n	8008668 <memmove+0x24>

08008678 <__malloc_lock>:
 8008678:	4801      	ldr	r0, [pc, #4]	; (8008680 <__malloc_lock+0x8>)
 800867a:	f000 bc15 	b.w	8008ea8 <__retarget_lock_acquire_recursive>
 800867e:	bf00      	nop
 8008680:	20000480 	.word	0x20000480

08008684 <__malloc_unlock>:
 8008684:	4801      	ldr	r0, [pc, #4]	; (800868c <__malloc_unlock+0x8>)
 8008686:	f000 bc10 	b.w	8008eaa <__retarget_lock_release_recursive>
 800868a:	bf00      	nop
 800868c:	20000480 	.word	0x20000480

08008690 <_realloc_r>:
 8008690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008692:	4607      	mov	r7, r0
 8008694:	4614      	mov	r4, r2
 8008696:	460e      	mov	r6, r1
 8008698:	b921      	cbnz	r1, 80086a4 <_realloc_r+0x14>
 800869a:	4611      	mov	r1, r2
 800869c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80086a0:	f7ff bdc8 	b.w	8008234 <_malloc_r>
 80086a4:	b922      	cbnz	r2, 80086b0 <_realloc_r+0x20>
 80086a6:	f7ff fd79 	bl	800819c <_free_r>
 80086aa:	4625      	mov	r5, r4
 80086ac:	4628      	mov	r0, r5
 80086ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b0:	f000 fc60 	bl	8008f74 <_malloc_usable_size_r>
 80086b4:	42a0      	cmp	r0, r4
 80086b6:	d20f      	bcs.n	80086d8 <_realloc_r+0x48>
 80086b8:	4621      	mov	r1, r4
 80086ba:	4638      	mov	r0, r7
 80086bc:	f7ff fdba 	bl	8008234 <_malloc_r>
 80086c0:	4605      	mov	r5, r0
 80086c2:	2800      	cmp	r0, #0
 80086c4:	d0f2      	beq.n	80086ac <_realloc_r+0x1c>
 80086c6:	4631      	mov	r1, r6
 80086c8:	4622      	mov	r2, r4
 80086ca:	f7ff f9c9 	bl	8007a60 <memcpy>
 80086ce:	4631      	mov	r1, r6
 80086d0:	4638      	mov	r0, r7
 80086d2:	f7ff fd63 	bl	800819c <_free_r>
 80086d6:	e7e9      	b.n	80086ac <_realloc_r+0x1c>
 80086d8:	4635      	mov	r5, r6
 80086da:	e7e7      	b.n	80086ac <_realloc_r+0x1c>

080086dc <__sfputc_r>:
 80086dc:	6893      	ldr	r3, [r2, #8]
 80086de:	b410      	push	{r4}
 80086e0:	3b01      	subs	r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	6093      	str	r3, [r2, #8]
 80086e6:	da07      	bge.n	80086f8 <__sfputc_r+0x1c>
 80086e8:	6994      	ldr	r4, [r2, #24]
 80086ea:	42a3      	cmp	r3, r4
 80086ec:	db01      	blt.n	80086f2 <__sfputc_r+0x16>
 80086ee:	290a      	cmp	r1, #10
 80086f0:	d102      	bne.n	80086f8 <__sfputc_r+0x1c>
 80086f2:	bc10      	pop	{r4}
 80086f4:	f000 b94a 	b.w	800898c <__swbuf_r>
 80086f8:	6813      	ldr	r3, [r2, #0]
 80086fa:	1c58      	adds	r0, r3, #1
 80086fc:	6010      	str	r0, [r2, #0]
 80086fe:	7019      	strb	r1, [r3, #0]
 8008700:	4608      	mov	r0, r1
 8008702:	bc10      	pop	{r4}
 8008704:	4770      	bx	lr

08008706 <__sfputs_r>:
 8008706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008708:	4606      	mov	r6, r0
 800870a:	460f      	mov	r7, r1
 800870c:	4614      	mov	r4, r2
 800870e:	18d5      	adds	r5, r2, r3
 8008710:	42ac      	cmp	r4, r5
 8008712:	d101      	bne.n	8008718 <__sfputs_r+0x12>
 8008714:	2000      	movs	r0, #0
 8008716:	e007      	b.n	8008728 <__sfputs_r+0x22>
 8008718:	463a      	mov	r2, r7
 800871a:	4630      	mov	r0, r6
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	f7ff ffdc 	bl	80086dc <__sfputc_r>
 8008724:	1c43      	adds	r3, r0, #1
 8008726:	d1f3      	bne.n	8008710 <__sfputs_r+0xa>
 8008728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800872c <_vfiprintf_r>:
 800872c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008730:	460d      	mov	r5, r1
 8008732:	4614      	mov	r4, r2
 8008734:	4698      	mov	r8, r3
 8008736:	4606      	mov	r6, r0
 8008738:	b09d      	sub	sp, #116	; 0x74
 800873a:	b118      	cbz	r0, 8008744 <_vfiprintf_r+0x18>
 800873c:	6983      	ldr	r3, [r0, #24]
 800873e:	b90b      	cbnz	r3, 8008744 <_vfiprintf_r+0x18>
 8008740:	f000 fb14 	bl	8008d6c <__sinit>
 8008744:	4b89      	ldr	r3, [pc, #548]	; (800896c <_vfiprintf_r+0x240>)
 8008746:	429d      	cmp	r5, r3
 8008748:	d11b      	bne.n	8008782 <_vfiprintf_r+0x56>
 800874a:	6875      	ldr	r5, [r6, #4]
 800874c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800874e:	07d9      	lsls	r1, r3, #31
 8008750:	d405      	bmi.n	800875e <_vfiprintf_r+0x32>
 8008752:	89ab      	ldrh	r3, [r5, #12]
 8008754:	059a      	lsls	r2, r3, #22
 8008756:	d402      	bmi.n	800875e <_vfiprintf_r+0x32>
 8008758:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800875a:	f000 fba5 	bl	8008ea8 <__retarget_lock_acquire_recursive>
 800875e:	89ab      	ldrh	r3, [r5, #12]
 8008760:	071b      	lsls	r3, r3, #28
 8008762:	d501      	bpl.n	8008768 <_vfiprintf_r+0x3c>
 8008764:	692b      	ldr	r3, [r5, #16]
 8008766:	b9eb      	cbnz	r3, 80087a4 <_vfiprintf_r+0x78>
 8008768:	4629      	mov	r1, r5
 800876a:	4630      	mov	r0, r6
 800876c:	f000 f96e 	bl	8008a4c <__swsetup_r>
 8008770:	b1c0      	cbz	r0, 80087a4 <_vfiprintf_r+0x78>
 8008772:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008774:	07dc      	lsls	r4, r3, #31
 8008776:	d50e      	bpl.n	8008796 <_vfiprintf_r+0x6a>
 8008778:	f04f 30ff 	mov.w	r0, #4294967295
 800877c:	b01d      	add	sp, #116	; 0x74
 800877e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008782:	4b7b      	ldr	r3, [pc, #492]	; (8008970 <_vfiprintf_r+0x244>)
 8008784:	429d      	cmp	r5, r3
 8008786:	d101      	bne.n	800878c <_vfiprintf_r+0x60>
 8008788:	68b5      	ldr	r5, [r6, #8]
 800878a:	e7df      	b.n	800874c <_vfiprintf_r+0x20>
 800878c:	4b79      	ldr	r3, [pc, #484]	; (8008974 <_vfiprintf_r+0x248>)
 800878e:	429d      	cmp	r5, r3
 8008790:	bf08      	it	eq
 8008792:	68f5      	ldreq	r5, [r6, #12]
 8008794:	e7da      	b.n	800874c <_vfiprintf_r+0x20>
 8008796:	89ab      	ldrh	r3, [r5, #12]
 8008798:	0598      	lsls	r0, r3, #22
 800879a:	d4ed      	bmi.n	8008778 <_vfiprintf_r+0x4c>
 800879c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800879e:	f000 fb84 	bl	8008eaa <__retarget_lock_release_recursive>
 80087a2:	e7e9      	b.n	8008778 <_vfiprintf_r+0x4c>
 80087a4:	2300      	movs	r3, #0
 80087a6:	9309      	str	r3, [sp, #36]	; 0x24
 80087a8:	2320      	movs	r3, #32
 80087aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087ae:	2330      	movs	r3, #48	; 0x30
 80087b0:	f04f 0901 	mov.w	r9, #1
 80087b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80087b8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008978 <_vfiprintf_r+0x24c>
 80087bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087c0:	4623      	mov	r3, r4
 80087c2:	469a      	mov	sl, r3
 80087c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087c8:	b10a      	cbz	r2, 80087ce <_vfiprintf_r+0xa2>
 80087ca:	2a25      	cmp	r2, #37	; 0x25
 80087cc:	d1f9      	bne.n	80087c2 <_vfiprintf_r+0x96>
 80087ce:	ebba 0b04 	subs.w	fp, sl, r4
 80087d2:	d00b      	beq.n	80087ec <_vfiprintf_r+0xc0>
 80087d4:	465b      	mov	r3, fp
 80087d6:	4622      	mov	r2, r4
 80087d8:	4629      	mov	r1, r5
 80087da:	4630      	mov	r0, r6
 80087dc:	f7ff ff93 	bl	8008706 <__sfputs_r>
 80087e0:	3001      	adds	r0, #1
 80087e2:	f000 80aa 	beq.w	800893a <_vfiprintf_r+0x20e>
 80087e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087e8:	445a      	add	r2, fp
 80087ea:	9209      	str	r2, [sp, #36]	; 0x24
 80087ec:	f89a 3000 	ldrb.w	r3, [sl]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	f000 80a2 	beq.w	800893a <_vfiprintf_r+0x20e>
 80087f6:	2300      	movs	r3, #0
 80087f8:	f04f 32ff 	mov.w	r2, #4294967295
 80087fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008800:	f10a 0a01 	add.w	sl, sl, #1
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	9307      	str	r3, [sp, #28]
 8008808:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800880c:	931a      	str	r3, [sp, #104]	; 0x68
 800880e:	4654      	mov	r4, sl
 8008810:	2205      	movs	r2, #5
 8008812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008816:	4858      	ldr	r0, [pc, #352]	; (8008978 <_vfiprintf_r+0x24c>)
 8008818:	f7ff f914 	bl	8007a44 <memchr>
 800881c:	9a04      	ldr	r2, [sp, #16]
 800881e:	b9d8      	cbnz	r0, 8008858 <_vfiprintf_r+0x12c>
 8008820:	06d1      	lsls	r1, r2, #27
 8008822:	bf44      	itt	mi
 8008824:	2320      	movmi	r3, #32
 8008826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800882a:	0713      	lsls	r3, r2, #28
 800882c:	bf44      	itt	mi
 800882e:	232b      	movmi	r3, #43	; 0x2b
 8008830:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008834:	f89a 3000 	ldrb.w	r3, [sl]
 8008838:	2b2a      	cmp	r3, #42	; 0x2a
 800883a:	d015      	beq.n	8008868 <_vfiprintf_r+0x13c>
 800883c:	4654      	mov	r4, sl
 800883e:	2000      	movs	r0, #0
 8008840:	f04f 0c0a 	mov.w	ip, #10
 8008844:	9a07      	ldr	r2, [sp, #28]
 8008846:	4621      	mov	r1, r4
 8008848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800884c:	3b30      	subs	r3, #48	; 0x30
 800884e:	2b09      	cmp	r3, #9
 8008850:	d94e      	bls.n	80088f0 <_vfiprintf_r+0x1c4>
 8008852:	b1b0      	cbz	r0, 8008882 <_vfiprintf_r+0x156>
 8008854:	9207      	str	r2, [sp, #28]
 8008856:	e014      	b.n	8008882 <_vfiprintf_r+0x156>
 8008858:	eba0 0308 	sub.w	r3, r0, r8
 800885c:	fa09 f303 	lsl.w	r3, r9, r3
 8008860:	4313      	orrs	r3, r2
 8008862:	46a2      	mov	sl, r4
 8008864:	9304      	str	r3, [sp, #16]
 8008866:	e7d2      	b.n	800880e <_vfiprintf_r+0xe2>
 8008868:	9b03      	ldr	r3, [sp, #12]
 800886a:	1d19      	adds	r1, r3, #4
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	9103      	str	r1, [sp, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	bfbb      	ittet	lt
 8008874:	425b      	neglt	r3, r3
 8008876:	f042 0202 	orrlt.w	r2, r2, #2
 800887a:	9307      	strge	r3, [sp, #28]
 800887c:	9307      	strlt	r3, [sp, #28]
 800887e:	bfb8      	it	lt
 8008880:	9204      	strlt	r2, [sp, #16]
 8008882:	7823      	ldrb	r3, [r4, #0]
 8008884:	2b2e      	cmp	r3, #46	; 0x2e
 8008886:	d10c      	bne.n	80088a2 <_vfiprintf_r+0x176>
 8008888:	7863      	ldrb	r3, [r4, #1]
 800888a:	2b2a      	cmp	r3, #42	; 0x2a
 800888c:	d135      	bne.n	80088fa <_vfiprintf_r+0x1ce>
 800888e:	9b03      	ldr	r3, [sp, #12]
 8008890:	3402      	adds	r4, #2
 8008892:	1d1a      	adds	r2, r3, #4
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	9203      	str	r2, [sp, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	bfb8      	it	lt
 800889c:	f04f 33ff 	movlt.w	r3, #4294967295
 80088a0:	9305      	str	r3, [sp, #20]
 80088a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008988 <_vfiprintf_r+0x25c>
 80088a6:	2203      	movs	r2, #3
 80088a8:	4650      	mov	r0, sl
 80088aa:	7821      	ldrb	r1, [r4, #0]
 80088ac:	f7ff f8ca 	bl	8007a44 <memchr>
 80088b0:	b140      	cbz	r0, 80088c4 <_vfiprintf_r+0x198>
 80088b2:	2340      	movs	r3, #64	; 0x40
 80088b4:	eba0 000a 	sub.w	r0, r0, sl
 80088b8:	fa03 f000 	lsl.w	r0, r3, r0
 80088bc:	9b04      	ldr	r3, [sp, #16]
 80088be:	3401      	adds	r4, #1
 80088c0:	4303      	orrs	r3, r0
 80088c2:	9304      	str	r3, [sp, #16]
 80088c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088c8:	2206      	movs	r2, #6
 80088ca:	482c      	ldr	r0, [pc, #176]	; (800897c <_vfiprintf_r+0x250>)
 80088cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088d0:	f7ff f8b8 	bl	8007a44 <memchr>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	d03f      	beq.n	8008958 <_vfiprintf_r+0x22c>
 80088d8:	4b29      	ldr	r3, [pc, #164]	; (8008980 <_vfiprintf_r+0x254>)
 80088da:	bb1b      	cbnz	r3, 8008924 <_vfiprintf_r+0x1f8>
 80088dc:	9b03      	ldr	r3, [sp, #12]
 80088de:	3307      	adds	r3, #7
 80088e0:	f023 0307 	bic.w	r3, r3, #7
 80088e4:	3308      	adds	r3, #8
 80088e6:	9303      	str	r3, [sp, #12]
 80088e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ea:	443b      	add	r3, r7
 80088ec:	9309      	str	r3, [sp, #36]	; 0x24
 80088ee:	e767      	b.n	80087c0 <_vfiprintf_r+0x94>
 80088f0:	460c      	mov	r4, r1
 80088f2:	2001      	movs	r0, #1
 80088f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088f8:	e7a5      	b.n	8008846 <_vfiprintf_r+0x11a>
 80088fa:	2300      	movs	r3, #0
 80088fc:	f04f 0c0a 	mov.w	ip, #10
 8008900:	4619      	mov	r1, r3
 8008902:	3401      	adds	r4, #1
 8008904:	9305      	str	r3, [sp, #20]
 8008906:	4620      	mov	r0, r4
 8008908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800890c:	3a30      	subs	r2, #48	; 0x30
 800890e:	2a09      	cmp	r2, #9
 8008910:	d903      	bls.n	800891a <_vfiprintf_r+0x1ee>
 8008912:	2b00      	cmp	r3, #0
 8008914:	d0c5      	beq.n	80088a2 <_vfiprintf_r+0x176>
 8008916:	9105      	str	r1, [sp, #20]
 8008918:	e7c3      	b.n	80088a2 <_vfiprintf_r+0x176>
 800891a:	4604      	mov	r4, r0
 800891c:	2301      	movs	r3, #1
 800891e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008922:	e7f0      	b.n	8008906 <_vfiprintf_r+0x1da>
 8008924:	ab03      	add	r3, sp, #12
 8008926:	9300      	str	r3, [sp, #0]
 8008928:	462a      	mov	r2, r5
 800892a:	4630      	mov	r0, r6
 800892c:	4b15      	ldr	r3, [pc, #84]	; (8008984 <_vfiprintf_r+0x258>)
 800892e:	a904      	add	r1, sp, #16
 8008930:	f7fd fe1e 	bl	8006570 <_printf_float>
 8008934:	4607      	mov	r7, r0
 8008936:	1c78      	adds	r0, r7, #1
 8008938:	d1d6      	bne.n	80088e8 <_vfiprintf_r+0x1bc>
 800893a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800893c:	07d9      	lsls	r1, r3, #31
 800893e:	d405      	bmi.n	800894c <_vfiprintf_r+0x220>
 8008940:	89ab      	ldrh	r3, [r5, #12]
 8008942:	059a      	lsls	r2, r3, #22
 8008944:	d402      	bmi.n	800894c <_vfiprintf_r+0x220>
 8008946:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008948:	f000 faaf 	bl	8008eaa <__retarget_lock_release_recursive>
 800894c:	89ab      	ldrh	r3, [r5, #12]
 800894e:	065b      	lsls	r3, r3, #25
 8008950:	f53f af12 	bmi.w	8008778 <_vfiprintf_r+0x4c>
 8008954:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008956:	e711      	b.n	800877c <_vfiprintf_r+0x50>
 8008958:	ab03      	add	r3, sp, #12
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	462a      	mov	r2, r5
 800895e:	4630      	mov	r0, r6
 8008960:	4b08      	ldr	r3, [pc, #32]	; (8008984 <_vfiprintf_r+0x258>)
 8008962:	a904      	add	r1, sp, #16
 8008964:	f7fe f8a0 	bl	8006aa8 <_printf_i>
 8008968:	e7e4      	b.n	8008934 <_vfiprintf_r+0x208>
 800896a:	bf00      	nop
 800896c:	080095a4 	.word	0x080095a4
 8008970:	080095c4 	.word	0x080095c4
 8008974:	08009584 	.word	0x08009584
 8008978:	0800942c 	.word	0x0800942c
 800897c:	08009436 	.word	0x08009436
 8008980:	08006571 	.word	0x08006571
 8008984:	08008707 	.word	0x08008707
 8008988:	08009432 	.word	0x08009432

0800898c <__swbuf_r>:
 800898c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898e:	460e      	mov	r6, r1
 8008990:	4614      	mov	r4, r2
 8008992:	4605      	mov	r5, r0
 8008994:	b118      	cbz	r0, 800899e <__swbuf_r+0x12>
 8008996:	6983      	ldr	r3, [r0, #24]
 8008998:	b90b      	cbnz	r3, 800899e <__swbuf_r+0x12>
 800899a:	f000 f9e7 	bl	8008d6c <__sinit>
 800899e:	4b21      	ldr	r3, [pc, #132]	; (8008a24 <__swbuf_r+0x98>)
 80089a0:	429c      	cmp	r4, r3
 80089a2:	d12b      	bne.n	80089fc <__swbuf_r+0x70>
 80089a4:	686c      	ldr	r4, [r5, #4]
 80089a6:	69a3      	ldr	r3, [r4, #24]
 80089a8:	60a3      	str	r3, [r4, #8]
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	071a      	lsls	r2, r3, #28
 80089ae:	d52f      	bpl.n	8008a10 <__swbuf_r+0x84>
 80089b0:	6923      	ldr	r3, [r4, #16]
 80089b2:	b36b      	cbz	r3, 8008a10 <__swbuf_r+0x84>
 80089b4:	6923      	ldr	r3, [r4, #16]
 80089b6:	6820      	ldr	r0, [r4, #0]
 80089b8:	b2f6      	uxtb	r6, r6
 80089ba:	1ac0      	subs	r0, r0, r3
 80089bc:	6963      	ldr	r3, [r4, #20]
 80089be:	4637      	mov	r7, r6
 80089c0:	4283      	cmp	r3, r0
 80089c2:	dc04      	bgt.n	80089ce <__swbuf_r+0x42>
 80089c4:	4621      	mov	r1, r4
 80089c6:	4628      	mov	r0, r5
 80089c8:	f000 f93c 	bl	8008c44 <_fflush_r>
 80089cc:	bb30      	cbnz	r0, 8008a1c <__swbuf_r+0x90>
 80089ce:	68a3      	ldr	r3, [r4, #8]
 80089d0:	3001      	adds	r0, #1
 80089d2:	3b01      	subs	r3, #1
 80089d4:	60a3      	str	r3, [r4, #8]
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	1c5a      	adds	r2, r3, #1
 80089da:	6022      	str	r2, [r4, #0]
 80089dc:	701e      	strb	r6, [r3, #0]
 80089de:	6963      	ldr	r3, [r4, #20]
 80089e0:	4283      	cmp	r3, r0
 80089e2:	d004      	beq.n	80089ee <__swbuf_r+0x62>
 80089e4:	89a3      	ldrh	r3, [r4, #12]
 80089e6:	07db      	lsls	r3, r3, #31
 80089e8:	d506      	bpl.n	80089f8 <__swbuf_r+0x6c>
 80089ea:	2e0a      	cmp	r6, #10
 80089ec:	d104      	bne.n	80089f8 <__swbuf_r+0x6c>
 80089ee:	4621      	mov	r1, r4
 80089f0:	4628      	mov	r0, r5
 80089f2:	f000 f927 	bl	8008c44 <_fflush_r>
 80089f6:	b988      	cbnz	r0, 8008a1c <__swbuf_r+0x90>
 80089f8:	4638      	mov	r0, r7
 80089fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089fc:	4b0a      	ldr	r3, [pc, #40]	; (8008a28 <__swbuf_r+0x9c>)
 80089fe:	429c      	cmp	r4, r3
 8008a00:	d101      	bne.n	8008a06 <__swbuf_r+0x7a>
 8008a02:	68ac      	ldr	r4, [r5, #8]
 8008a04:	e7cf      	b.n	80089a6 <__swbuf_r+0x1a>
 8008a06:	4b09      	ldr	r3, [pc, #36]	; (8008a2c <__swbuf_r+0xa0>)
 8008a08:	429c      	cmp	r4, r3
 8008a0a:	bf08      	it	eq
 8008a0c:	68ec      	ldreq	r4, [r5, #12]
 8008a0e:	e7ca      	b.n	80089a6 <__swbuf_r+0x1a>
 8008a10:	4621      	mov	r1, r4
 8008a12:	4628      	mov	r0, r5
 8008a14:	f000 f81a 	bl	8008a4c <__swsetup_r>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d0cb      	beq.n	80089b4 <__swbuf_r+0x28>
 8008a1c:	f04f 37ff 	mov.w	r7, #4294967295
 8008a20:	e7ea      	b.n	80089f8 <__swbuf_r+0x6c>
 8008a22:	bf00      	nop
 8008a24:	080095a4 	.word	0x080095a4
 8008a28:	080095c4 	.word	0x080095c4
 8008a2c:	08009584 	.word	0x08009584

08008a30 <__ascii_wctomb>:
 8008a30:	4603      	mov	r3, r0
 8008a32:	4608      	mov	r0, r1
 8008a34:	b141      	cbz	r1, 8008a48 <__ascii_wctomb+0x18>
 8008a36:	2aff      	cmp	r2, #255	; 0xff
 8008a38:	d904      	bls.n	8008a44 <__ascii_wctomb+0x14>
 8008a3a:	228a      	movs	r2, #138	; 0x8a
 8008a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	4770      	bx	lr
 8008a44:	2001      	movs	r0, #1
 8008a46:	700a      	strb	r2, [r1, #0]
 8008a48:	4770      	bx	lr
	...

08008a4c <__swsetup_r>:
 8008a4c:	4b32      	ldr	r3, [pc, #200]	; (8008b18 <__swsetup_r+0xcc>)
 8008a4e:	b570      	push	{r4, r5, r6, lr}
 8008a50:	681d      	ldr	r5, [r3, #0]
 8008a52:	4606      	mov	r6, r0
 8008a54:	460c      	mov	r4, r1
 8008a56:	b125      	cbz	r5, 8008a62 <__swsetup_r+0x16>
 8008a58:	69ab      	ldr	r3, [r5, #24]
 8008a5a:	b913      	cbnz	r3, 8008a62 <__swsetup_r+0x16>
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f000 f985 	bl	8008d6c <__sinit>
 8008a62:	4b2e      	ldr	r3, [pc, #184]	; (8008b1c <__swsetup_r+0xd0>)
 8008a64:	429c      	cmp	r4, r3
 8008a66:	d10f      	bne.n	8008a88 <__swsetup_r+0x3c>
 8008a68:	686c      	ldr	r4, [r5, #4]
 8008a6a:	89a3      	ldrh	r3, [r4, #12]
 8008a6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a70:	0719      	lsls	r1, r3, #28
 8008a72:	d42c      	bmi.n	8008ace <__swsetup_r+0x82>
 8008a74:	06dd      	lsls	r5, r3, #27
 8008a76:	d411      	bmi.n	8008a9c <__swsetup_r+0x50>
 8008a78:	2309      	movs	r3, #9
 8008a7a:	6033      	str	r3, [r6, #0]
 8008a7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a80:	f04f 30ff 	mov.w	r0, #4294967295
 8008a84:	81a3      	strh	r3, [r4, #12]
 8008a86:	e03e      	b.n	8008b06 <__swsetup_r+0xba>
 8008a88:	4b25      	ldr	r3, [pc, #148]	; (8008b20 <__swsetup_r+0xd4>)
 8008a8a:	429c      	cmp	r4, r3
 8008a8c:	d101      	bne.n	8008a92 <__swsetup_r+0x46>
 8008a8e:	68ac      	ldr	r4, [r5, #8]
 8008a90:	e7eb      	b.n	8008a6a <__swsetup_r+0x1e>
 8008a92:	4b24      	ldr	r3, [pc, #144]	; (8008b24 <__swsetup_r+0xd8>)
 8008a94:	429c      	cmp	r4, r3
 8008a96:	bf08      	it	eq
 8008a98:	68ec      	ldreq	r4, [r5, #12]
 8008a9a:	e7e6      	b.n	8008a6a <__swsetup_r+0x1e>
 8008a9c:	0758      	lsls	r0, r3, #29
 8008a9e:	d512      	bpl.n	8008ac6 <__swsetup_r+0x7a>
 8008aa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008aa2:	b141      	cbz	r1, 8008ab6 <__swsetup_r+0x6a>
 8008aa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008aa8:	4299      	cmp	r1, r3
 8008aaa:	d002      	beq.n	8008ab2 <__swsetup_r+0x66>
 8008aac:	4630      	mov	r0, r6
 8008aae:	f7ff fb75 	bl	800819c <_free_r>
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	6363      	str	r3, [r4, #52]	; 0x34
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008abc:	81a3      	strh	r3, [r4, #12]
 8008abe:	2300      	movs	r3, #0
 8008ac0:	6063      	str	r3, [r4, #4]
 8008ac2:	6923      	ldr	r3, [r4, #16]
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	89a3      	ldrh	r3, [r4, #12]
 8008ac8:	f043 0308 	orr.w	r3, r3, #8
 8008acc:	81a3      	strh	r3, [r4, #12]
 8008ace:	6923      	ldr	r3, [r4, #16]
 8008ad0:	b94b      	cbnz	r3, 8008ae6 <__swsetup_r+0x9a>
 8008ad2:	89a3      	ldrh	r3, [r4, #12]
 8008ad4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008adc:	d003      	beq.n	8008ae6 <__swsetup_r+0x9a>
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f000 fa07 	bl	8008ef4 <__smakebuf_r>
 8008ae6:	89a0      	ldrh	r0, [r4, #12]
 8008ae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aec:	f010 0301 	ands.w	r3, r0, #1
 8008af0:	d00a      	beq.n	8008b08 <__swsetup_r+0xbc>
 8008af2:	2300      	movs	r3, #0
 8008af4:	60a3      	str	r3, [r4, #8]
 8008af6:	6963      	ldr	r3, [r4, #20]
 8008af8:	425b      	negs	r3, r3
 8008afa:	61a3      	str	r3, [r4, #24]
 8008afc:	6923      	ldr	r3, [r4, #16]
 8008afe:	b943      	cbnz	r3, 8008b12 <__swsetup_r+0xc6>
 8008b00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b04:	d1ba      	bne.n	8008a7c <__swsetup_r+0x30>
 8008b06:	bd70      	pop	{r4, r5, r6, pc}
 8008b08:	0781      	lsls	r1, r0, #30
 8008b0a:	bf58      	it	pl
 8008b0c:	6963      	ldrpl	r3, [r4, #20]
 8008b0e:	60a3      	str	r3, [r4, #8]
 8008b10:	e7f4      	b.n	8008afc <__swsetup_r+0xb0>
 8008b12:	2000      	movs	r0, #0
 8008b14:	e7f7      	b.n	8008b06 <__swsetup_r+0xba>
 8008b16:	bf00      	nop
 8008b18:	2000000c 	.word	0x2000000c
 8008b1c:	080095a4 	.word	0x080095a4
 8008b20:	080095c4 	.word	0x080095c4
 8008b24:	08009584 	.word	0x08009584

08008b28 <abort>:
 8008b28:	2006      	movs	r0, #6
 8008b2a:	b508      	push	{r3, lr}
 8008b2c:	f000 fa52 	bl	8008fd4 <raise>
 8008b30:	2001      	movs	r0, #1
 8008b32:	f7f9 f972 	bl	8001e1a <_exit>
	...

08008b38 <__sflush_r>:
 8008b38:	898a      	ldrh	r2, [r1, #12]
 8008b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b3e:	4605      	mov	r5, r0
 8008b40:	0710      	lsls	r0, r2, #28
 8008b42:	460c      	mov	r4, r1
 8008b44:	d458      	bmi.n	8008bf8 <__sflush_r+0xc0>
 8008b46:	684b      	ldr	r3, [r1, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	dc05      	bgt.n	8008b58 <__sflush_r+0x20>
 8008b4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	dc02      	bgt.n	8008b58 <__sflush_r+0x20>
 8008b52:	2000      	movs	r0, #0
 8008b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b5a:	2e00      	cmp	r6, #0
 8008b5c:	d0f9      	beq.n	8008b52 <__sflush_r+0x1a>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b64:	682f      	ldr	r7, [r5, #0]
 8008b66:	602b      	str	r3, [r5, #0]
 8008b68:	d032      	beq.n	8008bd0 <__sflush_r+0x98>
 8008b6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	075a      	lsls	r2, r3, #29
 8008b70:	d505      	bpl.n	8008b7e <__sflush_r+0x46>
 8008b72:	6863      	ldr	r3, [r4, #4]
 8008b74:	1ac0      	subs	r0, r0, r3
 8008b76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b78:	b10b      	cbz	r3, 8008b7e <__sflush_r+0x46>
 8008b7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b7c:	1ac0      	subs	r0, r0, r3
 8008b7e:	2300      	movs	r3, #0
 8008b80:	4602      	mov	r2, r0
 8008b82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b84:	4628      	mov	r0, r5
 8008b86:	6a21      	ldr	r1, [r4, #32]
 8008b88:	47b0      	blx	r6
 8008b8a:	1c43      	adds	r3, r0, #1
 8008b8c:	89a3      	ldrh	r3, [r4, #12]
 8008b8e:	d106      	bne.n	8008b9e <__sflush_r+0x66>
 8008b90:	6829      	ldr	r1, [r5, #0]
 8008b92:	291d      	cmp	r1, #29
 8008b94:	d82c      	bhi.n	8008bf0 <__sflush_r+0xb8>
 8008b96:	4a2a      	ldr	r2, [pc, #168]	; (8008c40 <__sflush_r+0x108>)
 8008b98:	40ca      	lsrs	r2, r1
 8008b9a:	07d6      	lsls	r6, r2, #31
 8008b9c:	d528      	bpl.n	8008bf0 <__sflush_r+0xb8>
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	6062      	str	r2, [r4, #4]
 8008ba2:	6922      	ldr	r2, [r4, #16]
 8008ba4:	04d9      	lsls	r1, r3, #19
 8008ba6:	6022      	str	r2, [r4, #0]
 8008ba8:	d504      	bpl.n	8008bb4 <__sflush_r+0x7c>
 8008baa:	1c42      	adds	r2, r0, #1
 8008bac:	d101      	bne.n	8008bb2 <__sflush_r+0x7a>
 8008bae:	682b      	ldr	r3, [r5, #0]
 8008bb0:	b903      	cbnz	r3, 8008bb4 <__sflush_r+0x7c>
 8008bb2:	6560      	str	r0, [r4, #84]	; 0x54
 8008bb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bb6:	602f      	str	r7, [r5, #0]
 8008bb8:	2900      	cmp	r1, #0
 8008bba:	d0ca      	beq.n	8008b52 <__sflush_r+0x1a>
 8008bbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bc0:	4299      	cmp	r1, r3
 8008bc2:	d002      	beq.n	8008bca <__sflush_r+0x92>
 8008bc4:	4628      	mov	r0, r5
 8008bc6:	f7ff fae9 	bl	800819c <_free_r>
 8008bca:	2000      	movs	r0, #0
 8008bcc:	6360      	str	r0, [r4, #52]	; 0x34
 8008bce:	e7c1      	b.n	8008b54 <__sflush_r+0x1c>
 8008bd0:	6a21      	ldr	r1, [r4, #32]
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	47b0      	blx	r6
 8008bd8:	1c41      	adds	r1, r0, #1
 8008bda:	d1c7      	bne.n	8008b6c <__sflush_r+0x34>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0c4      	beq.n	8008b6c <__sflush_r+0x34>
 8008be2:	2b1d      	cmp	r3, #29
 8008be4:	d001      	beq.n	8008bea <__sflush_r+0xb2>
 8008be6:	2b16      	cmp	r3, #22
 8008be8:	d101      	bne.n	8008bee <__sflush_r+0xb6>
 8008bea:	602f      	str	r7, [r5, #0]
 8008bec:	e7b1      	b.n	8008b52 <__sflush_r+0x1a>
 8008bee:	89a3      	ldrh	r3, [r4, #12]
 8008bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bf4:	81a3      	strh	r3, [r4, #12]
 8008bf6:	e7ad      	b.n	8008b54 <__sflush_r+0x1c>
 8008bf8:	690f      	ldr	r7, [r1, #16]
 8008bfa:	2f00      	cmp	r7, #0
 8008bfc:	d0a9      	beq.n	8008b52 <__sflush_r+0x1a>
 8008bfe:	0793      	lsls	r3, r2, #30
 8008c00:	bf18      	it	ne
 8008c02:	2300      	movne	r3, #0
 8008c04:	680e      	ldr	r6, [r1, #0]
 8008c06:	bf08      	it	eq
 8008c08:	694b      	ldreq	r3, [r1, #20]
 8008c0a:	eba6 0807 	sub.w	r8, r6, r7
 8008c0e:	600f      	str	r7, [r1, #0]
 8008c10:	608b      	str	r3, [r1, #8]
 8008c12:	f1b8 0f00 	cmp.w	r8, #0
 8008c16:	dd9c      	ble.n	8008b52 <__sflush_r+0x1a>
 8008c18:	4643      	mov	r3, r8
 8008c1a:	463a      	mov	r2, r7
 8008c1c:	4628      	mov	r0, r5
 8008c1e:	6a21      	ldr	r1, [r4, #32]
 8008c20:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c22:	47b0      	blx	r6
 8008c24:	2800      	cmp	r0, #0
 8008c26:	dc06      	bgt.n	8008c36 <__sflush_r+0xfe>
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c32:	81a3      	strh	r3, [r4, #12]
 8008c34:	e78e      	b.n	8008b54 <__sflush_r+0x1c>
 8008c36:	4407      	add	r7, r0
 8008c38:	eba8 0800 	sub.w	r8, r8, r0
 8008c3c:	e7e9      	b.n	8008c12 <__sflush_r+0xda>
 8008c3e:	bf00      	nop
 8008c40:	20400001 	.word	0x20400001

08008c44 <_fflush_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	690b      	ldr	r3, [r1, #16]
 8008c48:	4605      	mov	r5, r0
 8008c4a:	460c      	mov	r4, r1
 8008c4c:	b913      	cbnz	r3, 8008c54 <_fflush_r+0x10>
 8008c4e:	2500      	movs	r5, #0
 8008c50:	4628      	mov	r0, r5
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	b118      	cbz	r0, 8008c5e <_fflush_r+0x1a>
 8008c56:	6983      	ldr	r3, [r0, #24]
 8008c58:	b90b      	cbnz	r3, 8008c5e <_fflush_r+0x1a>
 8008c5a:	f000 f887 	bl	8008d6c <__sinit>
 8008c5e:	4b14      	ldr	r3, [pc, #80]	; (8008cb0 <_fflush_r+0x6c>)
 8008c60:	429c      	cmp	r4, r3
 8008c62:	d11b      	bne.n	8008c9c <_fflush_r+0x58>
 8008c64:	686c      	ldr	r4, [r5, #4]
 8008c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d0ef      	beq.n	8008c4e <_fflush_r+0xa>
 8008c6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c70:	07d0      	lsls	r0, r2, #31
 8008c72:	d404      	bmi.n	8008c7e <_fflush_r+0x3a>
 8008c74:	0599      	lsls	r1, r3, #22
 8008c76:	d402      	bmi.n	8008c7e <_fflush_r+0x3a>
 8008c78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c7a:	f000 f915 	bl	8008ea8 <__retarget_lock_acquire_recursive>
 8008c7e:	4628      	mov	r0, r5
 8008c80:	4621      	mov	r1, r4
 8008c82:	f7ff ff59 	bl	8008b38 <__sflush_r>
 8008c86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c88:	4605      	mov	r5, r0
 8008c8a:	07da      	lsls	r2, r3, #31
 8008c8c:	d4e0      	bmi.n	8008c50 <_fflush_r+0xc>
 8008c8e:	89a3      	ldrh	r3, [r4, #12]
 8008c90:	059b      	lsls	r3, r3, #22
 8008c92:	d4dd      	bmi.n	8008c50 <_fflush_r+0xc>
 8008c94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c96:	f000 f908 	bl	8008eaa <__retarget_lock_release_recursive>
 8008c9a:	e7d9      	b.n	8008c50 <_fflush_r+0xc>
 8008c9c:	4b05      	ldr	r3, [pc, #20]	; (8008cb4 <_fflush_r+0x70>)
 8008c9e:	429c      	cmp	r4, r3
 8008ca0:	d101      	bne.n	8008ca6 <_fflush_r+0x62>
 8008ca2:	68ac      	ldr	r4, [r5, #8]
 8008ca4:	e7df      	b.n	8008c66 <_fflush_r+0x22>
 8008ca6:	4b04      	ldr	r3, [pc, #16]	; (8008cb8 <_fflush_r+0x74>)
 8008ca8:	429c      	cmp	r4, r3
 8008caa:	bf08      	it	eq
 8008cac:	68ec      	ldreq	r4, [r5, #12]
 8008cae:	e7da      	b.n	8008c66 <_fflush_r+0x22>
 8008cb0:	080095a4 	.word	0x080095a4
 8008cb4:	080095c4 	.word	0x080095c4
 8008cb8:	08009584 	.word	0x08009584

08008cbc <std>:
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	b510      	push	{r4, lr}
 8008cc0:	4604      	mov	r4, r0
 8008cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8008cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cca:	6083      	str	r3, [r0, #8]
 8008ccc:	8181      	strh	r1, [r0, #12]
 8008cce:	6643      	str	r3, [r0, #100]	; 0x64
 8008cd0:	81c2      	strh	r2, [r0, #14]
 8008cd2:	6183      	str	r3, [r0, #24]
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	2208      	movs	r2, #8
 8008cd8:	305c      	adds	r0, #92	; 0x5c
 8008cda:	f7fd fba3 	bl	8006424 <memset>
 8008cde:	4b05      	ldr	r3, [pc, #20]	; (8008cf4 <std+0x38>)
 8008ce0:	6224      	str	r4, [r4, #32]
 8008ce2:	6263      	str	r3, [r4, #36]	; 0x24
 8008ce4:	4b04      	ldr	r3, [pc, #16]	; (8008cf8 <std+0x3c>)
 8008ce6:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ce8:	4b04      	ldr	r3, [pc, #16]	; (8008cfc <std+0x40>)
 8008cea:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cec:	4b04      	ldr	r3, [pc, #16]	; (8008d00 <std+0x44>)
 8008cee:	6323      	str	r3, [r4, #48]	; 0x30
 8008cf0:	bd10      	pop	{r4, pc}
 8008cf2:	bf00      	nop
 8008cf4:	0800900d 	.word	0x0800900d
 8008cf8:	0800902f 	.word	0x0800902f
 8008cfc:	08009067 	.word	0x08009067
 8008d00:	0800908b 	.word	0x0800908b

08008d04 <_cleanup_r>:
 8008d04:	4901      	ldr	r1, [pc, #4]	; (8008d0c <_cleanup_r+0x8>)
 8008d06:	f000 b8af 	b.w	8008e68 <_fwalk_reent>
 8008d0a:	bf00      	nop
 8008d0c:	08008c45 	.word	0x08008c45

08008d10 <__sfmoreglue>:
 8008d10:	b570      	push	{r4, r5, r6, lr}
 8008d12:	2568      	movs	r5, #104	; 0x68
 8008d14:	1e4a      	subs	r2, r1, #1
 8008d16:	4355      	muls	r5, r2
 8008d18:	460e      	mov	r6, r1
 8008d1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008d1e:	f7ff fa89 	bl	8008234 <_malloc_r>
 8008d22:	4604      	mov	r4, r0
 8008d24:	b140      	cbz	r0, 8008d38 <__sfmoreglue+0x28>
 8008d26:	2100      	movs	r1, #0
 8008d28:	e9c0 1600 	strd	r1, r6, [r0]
 8008d2c:	300c      	adds	r0, #12
 8008d2e:	60a0      	str	r0, [r4, #8]
 8008d30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008d34:	f7fd fb76 	bl	8006424 <memset>
 8008d38:	4620      	mov	r0, r4
 8008d3a:	bd70      	pop	{r4, r5, r6, pc}

08008d3c <__sfp_lock_acquire>:
 8008d3c:	4801      	ldr	r0, [pc, #4]	; (8008d44 <__sfp_lock_acquire+0x8>)
 8008d3e:	f000 b8b3 	b.w	8008ea8 <__retarget_lock_acquire_recursive>
 8008d42:	bf00      	nop
 8008d44:	20000484 	.word	0x20000484

08008d48 <__sfp_lock_release>:
 8008d48:	4801      	ldr	r0, [pc, #4]	; (8008d50 <__sfp_lock_release+0x8>)
 8008d4a:	f000 b8ae 	b.w	8008eaa <__retarget_lock_release_recursive>
 8008d4e:	bf00      	nop
 8008d50:	20000484 	.word	0x20000484

08008d54 <__sinit_lock_acquire>:
 8008d54:	4801      	ldr	r0, [pc, #4]	; (8008d5c <__sinit_lock_acquire+0x8>)
 8008d56:	f000 b8a7 	b.w	8008ea8 <__retarget_lock_acquire_recursive>
 8008d5a:	bf00      	nop
 8008d5c:	2000047f 	.word	0x2000047f

08008d60 <__sinit_lock_release>:
 8008d60:	4801      	ldr	r0, [pc, #4]	; (8008d68 <__sinit_lock_release+0x8>)
 8008d62:	f000 b8a2 	b.w	8008eaa <__retarget_lock_release_recursive>
 8008d66:	bf00      	nop
 8008d68:	2000047f 	.word	0x2000047f

08008d6c <__sinit>:
 8008d6c:	b510      	push	{r4, lr}
 8008d6e:	4604      	mov	r4, r0
 8008d70:	f7ff fff0 	bl	8008d54 <__sinit_lock_acquire>
 8008d74:	69a3      	ldr	r3, [r4, #24]
 8008d76:	b11b      	cbz	r3, 8008d80 <__sinit+0x14>
 8008d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d7c:	f7ff bff0 	b.w	8008d60 <__sinit_lock_release>
 8008d80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d84:	6523      	str	r3, [r4, #80]	; 0x50
 8008d86:	4b13      	ldr	r3, [pc, #76]	; (8008dd4 <__sinit+0x68>)
 8008d88:	4a13      	ldr	r2, [pc, #76]	; (8008dd8 <__sinit+0x6c>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d8e:	42a3      	cmp	r3, r4
 8008d90:	bf08      	it	eq
 8008d92:	2301      	moveq	r3, #1
 8008d94:	4620      	mov	r0, r4
 8008d96:	bf08      	it	eq
 8008d98:	61a3      	streq	r3, [r4, #24]
 8008d9a:	f000 f81f 	bl	8008ddc <__sfp>
 8008d9e:	6060      	str	r0, [r4, #4]
 8008da0:	4620      	mov	r0, r4
 8008da2:	f000 f81b 	bl	8008ddc <__sfp>
 8008da6:	60a0      	str	r0, [r4, #8]
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 f817 	bl	8008ddc <__sfp>
 8008dae:	2200      	movs	r2, #0
 8008db0:	2104      	movs	r1, #4
 8008db2:	60e0      	str	r0, [r4, #12]
 8008db4:	6860      	ldr	r0, [r4, #4]
 8008db6:	f7ff ff81 	bl	8008cbc <std>
 8008dba:	2201      	movs	r2, #1
 8008dbc:	2109      	movs	r1, #9
 8008dbe:	68a0      	ldr	r0, [r4, #8]
 8008dc0:	f7ff ff7c 	bl	8008cbc <std>
 8008dc4:	2202      	movs	r2, #2
 8008dc6:	2112      	movs	r1, #18
 8008dc8:	68e0      	ldr	r0, [r4, #12]
 8008dca:	f7ff ff77 	bl	8008cbc <std>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	61a3      	str	r3, [r4, #24]
 8008dd2:	e7d1      	b.n	8008d78 <__sinit+0xc>
 8008dd4:	08009204 	.word	0x08009204
 8008dd8:	08008d05 	.word	0x08008d05

08008ddc <__sfp>:
 8008ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dde:	4607      	mov	r7, r0
 8008de0:	f7ff ffac 	bl	8008d3c <__sfp_lock_acquire>
 8008de4:	4b1e      	ldr	r3, [pc, #120]	; (8008e60 <__sfp+0x84>)
 8008de6:	681e      	ldr	r6, [r3, #0]
 8008de8:	69b3      	ldr	r3, [r6, #24]
 8008dea:	b913      	cbnz	r3, 8008df2 <__sfp+0x16>
 8008dec:	4630      	mov	r0, r6
 8008dee:	f7ff ffbd 	bl	8008d6c <__sinit>
 8008df2:	3648      	adds	r6, #72	; 0x48
 8008df4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	d503      	bpl.n	8008e04 <__sfp+0x28>
 8008dfc:	6833      	ldr	r3, [r6, #0]
 8008dfe:	b30b      	cbz	r3, 8008e44 <__sfp+0x68>
 8008e00:	6836      	ldr	r6, [r6, #0]
 8008e02:	e7f7      	b.n	8008df4 <__sfp+0x18>
 8008e04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008e08:	b9d5      	cbnz	r5, 8008e40 <__sfp+0x64>
 8008e0a:	4b16      	ldr	r3, [pc, #88]	; (8008e64 <__sfp+0x88>)
 8008e0c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e10:	60e3      	str	r3, [r4, #12]
 8008e12:	6665      	str	r5, [r4, #100]	; 0x64
 8008e14:	f000 f847 	bl	8008ea6 <__retarget_lock_init_recursive>
 8008e18:	f7ff ff96 	bl	8008d48 <__sfp_lock_release>
 8008e1c:	2208      	movs	r2, #8
 8008e1e:	4629      	mov	r1, r5
 8008e20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008e24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008e28:	6025      	str	r5, [r4, #0]
 8008e2a:	61a5      	str	r5, [r4, #24]
 8008e2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008e30:	f7fd faf8 	bl	8006424 <memset>
 8008e34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008e38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e40:	3468      	adds	r4, #104	; 0x68
 8008e42:	e7d9      	b.n	8008df8 <__sfp+0x1c>
 8008e44:	2104      	movs	r1, #4
 8008e46:	4638      	mov	r0, r7
 8008e48:	f7ff ff62 	bl	8008d10 <__sfmoreglue>
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	6030      	str	r0, [r6, #0]
 8008e50:	2800      	cmp	r0, #0
 8008e52:	d1d5      	bne.n	8008e00 <__sfp+0x24>
 8008e54:	f7ff ff78 	bl	8008d48 <__sfp_lock_release>
 8008e58:	230c      	movs	r3, #12
 8008e5a:	603b      	str	r3, [r7, #0]
 8008e5c:	e7ee      	b.n	8008e3c <__sfp+0x60>
 8008e5e:	bf00      	nop
 8008e60:	08009204 	.word	0x08009204
 8008e64:	ffff0001 	.word	0xffff0001

08008e68 <_fwalk_reent>:
 8008e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	4688      	mov	r8, r1
 8008e70:	2700      	movs	r7, #0
 8008e72:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e7a:	f1b9 0901 	subs.w	r9, r9, #1
 8008e7e:	d505      	bpl.n	8008e8c <_fwalk_reent+0x24>
 8008e80:	6824      	ldr	r4, [r4, #0]
 8008e82:	2c00      	cmp	r4, #0
 8008e84:	d1f7      	bne.n	8008e76 <_fwalk_reent+0xe>
 8008e86:	4638      	mov	r0, r7
 8008e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e8c:	89ab      	ldrh	r3, [r5, #12]
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d907      	bls.n	8008ea2 <_fwalk_reent+0x3a>
 8008e92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e96:	3301      	adds	r3, #1
 8008e98:	d003      	beq.n	8008ea2 <_fwalk_reent+0x3a>
 8008e9a:	4629      	mov	r1, r5
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	47c0      	blx	r8
 8008ea0:	4307      	orrs	r7, r0
 8008ea2:	3568      	adds	r5, #104	; 0x68
 8008ea4:	e7e9      	b.n	8008e7a <_fwalk_reent+0x12>

08008ea6 <__retarget_lock_init_recursive>:
 8008ea6:	4770      	bx	lr

08008ea8 <__retarget_lock_acquire_recursive>:
 8008ea8:	4770      	bx	lr

08008eaa <__retarget_lock_release_recursive>:
 8008eaa:	4770      	bx	lr

08008eac <__swhatbuf_r>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	460e      	mov	r6, r1
 8008eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb4:	4614      	mov	r4, r2
 8008eb6:	2900      	cmp	r1, #0
 8008eb8:	461d      	mov	r5, r3
 8008eba:	b096      	sub	sp, #88	; 0x58
 8008ebc:	da07      	bge.n	8008ece <__swhatbuf_r+0x22>
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	602b      	str	r3, [r5, #0]
 8008ec2:	89b3      	ldrh	r3, [r6, #12]
 8008ec4:	061a      	lsls	r2, r3, #24
 8008ec6:	d410      	bmi.n	8008eea <__swhatbuf_r+0x3e>
 8008ec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ecc:	e00e      	b.n	8008eec <__swhatbuf_r+0x40>
 8008ece:	466a      	mov	r2, sp
 8008ed0:	f000 f902 	bl	80090d8 <_fstat_r>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	dbf2      	blt.n	8008ebe <__swhatbuf_r+0x12>
 8008ed8:	9a01      	ldr	r2, [sp, #4]
 8008eda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008ede:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008ee2:	425a      	negs	r2, r3
 8008ee4:	415a      	adcs	r2, r3
 8008ee6:	602a      	str	r2, [r5, #0]
 8008ee8:	e7ee      	b.n	8008ec8 <__swhatbuf_r+0x1c>
 8008eea:	2340      	movs	r3, #64	; 0x40
 8008eec:	2000      	movs	r0, #0
 8008eee:	6023      	str	r3, [r4, #0]
 8008ef0:	b016      	add	sp, #88	; 0x58
 8008ef2:	bd70      	pop	{r4, r5, r6, pc}

08008ef4 <__smakebuf_r>:
 8008ef4:	898b      	ldrh	r3, [r1, #12]
 8008ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008ef8:	079d      	lsls	r5, r3, #30
 8008efa:	4606      	mov	r6, r0
 8008efc:	460c      	mov	r4, r1
 8008efe:	d507      	bpl.n	8008f10 <__smakebuf_r+0x1c>
 8008f00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	6123      	str	r3, [r4, #16]
 8008f08:	2301      	movs	r3, #1
 8008f0a:	6163      	str	r3, [r4, #20]
 8008f0c:	b002      	add	sp, #8
 8008f0e:	bd70      	pop	{r4, r5, r6, pc}
 8008f10:	466a      	mov	r2, sp
 8008f12:	ab01      	add	r3, sp, #4
 8008f14:	f7ff ffca 	bl	8008eac <__swhatbuf_r>
 8008f18:	9900      	ldr	r1, [sp, #0]
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	4630      	mov	r0, r6
 8008f1e:	f7ff f989 	bl	8008234 <_malloc_r>
 8008f22:	b948      	cbnz	r0, 8008f38 <__smakebuf_r+0x44>
 8008f24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f28:	059a      	lsls	r2, r3, #22
 8008f2a:	d4ef      	bmi.n	8008f0c <__smakebuf_r+0x18>
 8008f2c:	f023 0303 	bic.w	r3, r3, #3
 8008f30:	f043 0302 	orr.w	r3, r3, #2
 8008f34:	81a3      	strh	r3, [r4, #12]
 8008f36:	e7e3      	b.n	8008f00 <__smakebuf_r+0xc>
 8008f38:	4b0d      	ldr	r3, [pc, #52]	; (8008f70 <__smakebuf_r+0x7c>)
 8008f3a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	6020      	str	r0, [r4, #0]
 8008f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f44:	81a3      	strh	r3, [r4, #12]
 8008f46:	9b00      	ldr	r3, [sp, #0]
 8008f48:	6120      	str	r0, [r4, #16]
 8008f4a:	6163      	str	r3, [r4, #20]
 8008f4c:	9b01      	ldr	r3, [sp, #4]
 8008f4e:	b15b      	cbz	r3, 8008f68 <__smakebuf_r+0x74>
 8008f50:	4630      	mov	r0, r6
 8008f52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f56:	f000 f8d1 	bl	80090fc <_isatty_r>
 8008f5a:	b128      	cbz	r0, 8008f68 <__smakebuf_r+0x74>
 8008f5c:	89a3      	ldrh	r3, [r4, #12]
 8008f5e:	f023 0303 	bic.w	r3, r3, #3
 8008f62:	f043 0301 	orr.w	r3, r3, #1
 8008f66:	81a3      	strh	r3, [r4, #12]
 8008f68:	89a0      	ldrh	r0, [r4, #12]
 8008f6a:	4305      	orrs	r5, r0
 8008f6c:	81a5      	strh	r5, [r4, #12]
 8008f6e:	e7cd      	b.n	8008f0c <__smakebuf_r+0x18>
 8008f70:	08008d05 	.word	0x08008d05

08008f74 <_malloc_usable_size_r>:
 8008f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f78:	1f18      	subs	r0, r3, #4
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	bfbc      	itt	lt
 8008f7e:	580b      	ldrlt	r3, [r1, r0]
 8008f80:	18c0      	addlt	r0, r0, r3
 8008f82:	4770      	bx	lr

08008f84 <_raise_r>:
 8008f84:	291f      	cmp	r1, #31
 8008f86:	b538      	push	{r3, r4, r5, lr}
 8008f88:	4604      	mov	r4, r0
 8008f8a:	460d      	mov	r5, r1
 8008f8c:	d904      	bls.n	8008f98 <_raise_r+0x14>
 8008f8e:	2316      	movs	r3, #22
 8008f90:	6003      	str	r3, [r0, #0]
 8008f92:	f04f 30ff 	mov.w	r0, #4294967295
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f9a:	b112      	cbz	r2, 8008fa2 <_raise_r+0x1e>
 8008f9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fa0:	b94b      	cbnz	r3, 8008fb6 <_raise_r+0x32>
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	f000 f830 	bl	8009008 <_getpid_r>
 8008fa8:	462a      	mov	r2, r5
 8008faa:	4601      	mov	r1, r0
 8008fac:	4620      	mov	r0, r4
 8008fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fb2:	f000 b817 	b.w	8008fe4 <_kill_r>
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	d00a      	beq.n	8008fd0 <_raise_r+0x4c>
 8008fba:	1c59      	adds	r1, r3, #1
 8008fbc:	d103      	bne.n	8008fc6 <_raise_r+0x42>
 8008fbe:	2316      	movs	r3, #22
 8008fc0:	6003      	str	r3, [r0, #0]
 8008fc2:	2001      	movs	r0, #1
 8008fc4:	e7e7      	b.n	8008f96 <_raise_r+0x12>
 8008fc6:	2400      	movs	r4, #0
 8008fc8:	4628      	mov	r0, r5
 8008fca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fce:	4798      	blx	r3
 8008fd0:	2000      	movs	r0, #0
 8008fd2:	e7e0      	b.n	8008f96 <_raise_r+0x12>

08008fd4 <raise>:
 8008fd4:	4b02      	ldr	r3, [pc, #8]	; (8008fe0 <raise+0xc>)
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	f7ff bfd3 	b.w	8008f84 <_raise_r>
 8008fde:	bf00      	nop
 8008fe0:	2000000c 	.word	0x2000000c

08008fe4 <_kill_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	4d06      	ldr	r5, [pc, #24]	; (8009004 <_kill_r+0x20>)
 8008fea:	4604      	mov	r4, r0
 8008fec:	4608      	mov	r0, r1
 8008fee:	4611      	mov	r1, r2
 8008ff0:	602b      	str	r3, [r5, #0]
 8008ff2:	f7f8 ff02 	bl	8001dfa <_kill>
 8008ff6:	1c43      	adds	r3, r0, #1
 8008ff8:	d102      	bne.n	8009000 <_kill_r+0x1c>
 8008ffa:	682b      	ldr	r3, [r5, #0]
 8008ffc:	b103      	cbz	r3, 8009000 <_kill_r+0x1c>
 8008ffe:	6023      	str	r3, [r4, #0]
 8009000:	bd38      	pop	{r3, r4, r5, pc}
 8009002:	bf00      	nop
 8009004:	20000478 	.word	0x20000478

08009008 <_getpid_r>:
 8009008:	f7f8 bef0 	b.w	8001dec <_getpid>

0800900c <__sread>:
 800900c:	b510      	push	{r4, lr}
 800900e:	460c      	mov	r4, r1
 8009010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009014:	f000 f894 	bl	8009140 <_read_r>
 8009018:	2800      	cmp	r0, #0
 800901a:	bfab      	itete	ge
 800901c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800901e:	89a3      	ldrhlt	r3, [r4, #12]
 8009020:	181b      	addge	r3, r3, r0
 8009022:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009026:	bfac      	ite	ge
 8009028:	6563      	strge	r3, [r4, #84]	; 0x54
 800902a:	81a3      	strhlt	r3, [r4, #12]
 800902c:	bd10      	pop	{r4, pc}

0800902e <__swrite>:
 800902e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009032:	461f      	mov	r7, r3
 8009034:	898b      	ldrh	r3, [r1, #12]
 8009036:	4605      	mov	r5, r0
 8009038:	05db      	lsls	r3, r3, #23
 800903a:	460c      	mov	r4, r1
 800903c:	4616      	mov	r6, r2
 800903e:	d505      	bpl.n	800904c <__swrite+0x1e>
 8009040:	2302      	movs	r3, #2
 8009042:	2200      	movs	r2, #0
 8009044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009048:	f000 f868 	bl	800911c <_lseek_r>
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	4632      	mov	r2, r6
 8009050:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009054:	81a3      	strh	r3, [r4, #12]
 8009056:	4628      	mov	r0, r5
 8009058:	463b      	mov	r3, r7
 800905a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800905e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009062:	f000 b817 	b.w	8009094 <_write_r>

08009066 <__sseek>:
 8009066:	b510      	push	{r4, lr}
 8009068:	460c      	mov	r4, r1
 800906a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800906e:	f000 f855 	bl	800911c <_lseek_r>
 8009072:	1c43      	adds	r3, r0, #1
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	bf15      	itete	ne
 8009078:	6560      	strne	r0, [r4, #84]	; 0x54
 800907a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800907e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009082:	81a3      	strheq	r3, [r4, #12]
 8009084:	bf18      	it	ne
 8009086:	81a3      	strhne	r3, [r4, #12]
 8009088:	bd10      	pop	{r4, pc}

0800908a <__sclose>:
 800908a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800908e:	f000 b813 	b.w	80090b8 <_close_r>
	...

08009094 <_write_r>:
 8009094:	b538      	push	{r3, r4, r5, lr}
 8009096:	4604      	mov	r4, r0
 8009098:	4608      	mov	r0, r1
 800909a:	4611      	mov	r1, r2
 800909c:	2200      	movs	r2, #0
 800909e:	4d05      	ldr	r5, [pc, #20]	; (80090b4 <_write_r+0x20>)
 80090a0:	602a      	str	r2, [r5, #0]
 80090a2:	461a      	mov	r2, r3
 80090a4:	f7f8 fee0 	bl	8001e68 <_write>
 80090a8:	1c43      	adds	r3, r0, #1
 80090aa:	d102      	bne.n	80090b2 <_write_r+0x1e>
 80090ac:	682b      	ldr	r3, [r5, #0]
 80090ae:	b103      	cbz	r3, 80090b2 <_write_r+0x1e>
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	bd38      	pop	{r3, r4, r5, pc}
 80090b4:	20000478 	.word	0x20000478

080090b8 <_close_r>:
 80090b8:	b538      	push	{r3, r4, r5, lr}
 80090ba:	2300      	movs	r3, #0
 80090bc:	4d05      	ldr	r5, [pc, #20]	; (80090d4 <_close_r+0x1c>)
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	602b      	str	r3, [r5, #0]
 80090c4:	f7f8 feec 	bl	8001ea0 <_close>
 80090c8:	1c43      	adds	r3, r0, #1
 80090ca:	d102      	bne.n	80090d2 <_close_r+0x1a>
 80090cc:	682b      	ldr	r3, [r5, #0]
 80090ce:	b103      	cbz	r3, 80090d2 <_close_r+0x1a>
 80090d0:	6023      	str	r3, [r4, #0]
 80090d2:	bd38      	pop	{r3, r4, r5, pc}
 80090d4:	20000478 	.word	0x20000478

080090d8 <_fstat_r>:
 80090d8:	b538      	push	{r3, r4, r5, lr}
 80090da:	2300      	movs	r3, #0
 80090dc:	4d06      	ldr	r5, [pc, #24]	; (80090f8 <_fstat_r+0x20>)
 80090de:	4604      	mov	r4, r0
 80090e0:	4608      	mov	r0, r1
 80090e2:	4611      	mov	r1, r2
 80090e4:	602b      	str	r3, [r5, #0]
 80090e6:	f7f8 fee6 	bl	8001eb6 <_fstat>
 80090ea:	1c43      	adds	r3, r0, #1
 80090ec:	d102      	bne.n	80090f4 <_fstat_r+0x1c>
 80090ee:	682b      	ldr	r3, [r5, #0]
 80090f0:	b103      	cbz	r3, 80090f4 <_fstat_r+0x1c>
 80090f2:	6023      	str	r3, [r4, #0]
 80090f4:	bd38      	pop	{r3, r4, r5, pc}
 80090f6:	bf00      	nop
 80090f8:	20000478 	.word	0x20000478

080090fc <_isatty_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	2300      	movs	r3, #0
 8009100:	4d05      	ldr	r5, [pc, #20]	; (8009118 <_isatty_r+0x1c>)
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	602b      	str	r3, [r5, #0]
 8009108:	f7f8 fee4 	bl	8001ed4 <_isatty>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_isatty_r+0x1a>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_isatty_r+0x1a>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	20000478 	.word	0x20000478

0800911c <_lseek_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4604      	mov	r4, r0
 8009120:	4608      	mov	r0, r1
 8009122:	4611      	mov	r1, r2
 8009124:	2200      	movs	r2, #0
 8009126:	4d05      	ldr	r5, [pc, #20]	; (800913c <_lseek_r+0x20>)
 8009128:	602a      	str	r2, [r5, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	f7f8 fedc 	bl	8001ee8 <_lseek>
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	d102      	bne.n	800913a <_lseek_r+0x1e>
 8009134:	682b      	ldr	r3, [r5, #0]
 8009136:	b103      	cbz	r3, 800913a <_lseek_r+0x1e>
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	20000478 	.word	0x20000478

08009140 <_read_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4604      	mov	r4, r0
 8009144:	4608      	mov	r0, r1
 8009146:	4611      	mov	r1, r2
 8009148:	2200      	movs	r2, #0
 800914a:	4d05      	ldr	r5, [pc, #20]	; (8009160 <_read_r+0x20>)
 800914c:	602a      	str	r2, [r5, #0]
 800914e:	461a      	mov	r2, r3
 8009150:	f7f8 fe6d 	bl	8001e2e <_read>
 8009154:	1c43      	adds	r3, r0, #1
 8009156:	d102      	bne.n	800915e <_read_r+0x1e>
 8009158:	682b      	ldr	r3, [r5, #0]
 800915a:	b103      	cbz	r3, 800915e <_read_r+0x1e>
 800915c:	6023      	str	r3, [r4, #0]
 800915e:	bd38      	pop	{r3, r4, r5, pc}
 8009160:	20000478 	.word	0x20000478

08009164 <_init>:
 8009164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009166:	bf00      	nop
 8009168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800916a:	bc08      	pop	{r3}
 800916c:	469e      	mov	lr, r3
 800916e:	4770      	bx	lr

08009170 <_fini>:
 8009170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009172:	bf00      	nop
 8009174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009176:	bc08      	pop	{r3}
 8009178:	469e      	mov	lr, r3
 800917a:	4770      	bx	lr
