<pre>name: simple_attrib09_case
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/attrib09_case.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/attrib09_case.v' to AST representation.
Generating RTLIL representation for module `\bar'.
Note: Assuming pure combinatorial block at /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/attrib09_case.v:7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\foo'.
Successfully finished Verilog frontend.
</pre>