$date
	Sun Oct 23 09:14:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#857983
b101 !
1"
#857986
b101 &
b101 %
1$
#857987
0"
#857990
b10000 &
b10000 %
#857994
b1000 &
b1000 %
#857998
b100 &
b100 %
#858002
b10 &
b10 %
#858006
b1 &
1#
b1 %
#858010
b0 &
b0 %
0#
0$
#1844576
b10100 !
1"
#1844578
b10100 &
b10100 %
1$
#1844579
0"
#1844582
b1010 &
b1010 %
#1844586
b101 &
b101 %
#1844590
b10000 &
b10000 %
#1844594
b1000 &
b1000 %
#1844598
b100 &
b100 %
#1844602
b10 &
b10 %
#1844606
b1 &
1#
b1 %
#1844610
b0 &
b0 %
0#
0$
#2855875
b11101 !
1"
#2855878
b11101 &
b11101 %
1$
#2855879
0"
#2855882
b1011000 &
b1011000 %
#2855886
b101100 &
b101100 %
#2855890
b10110 &
b10110 %
#2855894
b1011 &
b1011 %
#2855898
b100010 &
b100010 %
#2855902
b10001 &
b10001 %
#2855906
b110100 &
b110100 %
#2855910
b11010 &
b11010 %
#2855914
b1101 &
b1101 %
#2855918
b101000 &
b101000 %
#2855922
b10100 &
b10100 %
#2855926
b1010 &
b1010 %
#2855930
b101 &
b101 %
#2855934
b10000 &
b10000 %
#2855938
b1000 &
b1000 %
#2855942
b100 &
b100 %
#2855946
b10 &
b10 %
#2855950
b1 &
1#
b1 %
#2855954
b0 &
b0 %
0#
0$
#4500012
