library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity MP43 is
port ( A : in std_logic_vector(3 downto 0);
		 b : in std_logic_vector(2 downto 0);
		 M : out std_logic_vector(6 downto 0)
		 );
end entity;

architecture Body1 of MP43 is

component FA is
	port (in1, in2, in3 : in std_logic;
			sum1, car1 : out std_logic);
end entity;

component HA is
port ( in1, in2 : in std_logic;
		 sum1, car1 : out std_logic);
end entity;


