# EDA-Lab
I finally figured it out...VERILOG AHHHHHHHHH
